R7KA8D2AFDCAC datasheet(77/292 Pages) RENESAS

77 / 292 page

Table 2.34

Coremark and normal mode current, CPU0 active, CPU1 Deep Sleep. (DCDC mode and External VDD

mode)

Parameter

Symbol Typ

Max

Unit Test conditions

°C

105

°C

Supply

current*1*2

CPUCLK0 =

1 GHz

VSCR_1

VCL =

voltage

range 1

Coremark

Cache on

IDD

151

—

μA/

CPU1 = Deep Sleep

Graphics and ESWM power

domain off

CPUCLK1 = 250 MHz,

MRICLK = 250 MHz, MRPCLK

= 15.6 MHz, ICLK = 250 MHz,

PCLKA = 15.6 MHz, PCLKB =

15.6 MHz, PCLKC = 15.6 MHz,

PCLKD = 15.6 MHz, PCLKE =

15.6 MHz, BCLK = 15.6 MHz

Cache off, executing

from ITCM

143

—

Cache off, executing

from SRAM

—

Cache off, executing

from MRAM

104

—

Normal

mode

All peripheral disabled,

Cache on, while (1)

code

118

—

All peripheral disabled,

Cache off, while (1)

code executing from

MRAM

121

—

CPUCLK0 =

800 MHz

VSCR_1

VCL =

voltage

range 1

Coremark

Cache on

157

—

μA/

CPU1 = Deep Sleep

Graphics and ESWM power

domain off

CPUCLK1 = 200 MHz,

MRICLK = 200 MHz, MRPCLK

= 12.5 MHz, ICLK = 200 MHz,

PCLKA = 12.5 MHz, PCLKB =

12.5 MHz, PCLKC = 12.5 MHz,

PCLKD = 12.5 MHz, PCLKE =

12.5 MHz, BCLK = 12.5 MHz

Cache off, executing

from ITCM

149

—

Cache off, executing

from SRAM

—

Cache off, executing

from MRAM

111

—

Normal

mode

All peripheral disabled,

Cache on, while (1)

code

124

—

All peripheral disabled,

Cache off, while (1)

code executing from

MRAM

127

—

CPUCLK0 =

600 MHz

VSCR_2

VCL =

voltage

range 2

Coremark

Cache on

164

—

μA/

CPU1 = Deep Sleep

Graphics and ESWM power

domain off

CPUCLK1 = 150 MHz,

MRICLK = 150 MHz, MRPCLK

= 9.4 MHz, ICLK = 150 MHz,

PCLKA = 9.4 MHz, PCLKB =

9.4 MHz, PCLKC = 9.4 MHz,

PCLKD = 9.4 MHz, PCLKE =

9.4 MHz, BCLK = 9.4 MHz

Cache off, executing

from ITCM

156

—

Cache off, executing

from SRAM

106

—

Cache off, executing

from MRAM

119

—

Normal

mode

All peripheral disabled,

Cache on, while (1)

code

131

—

All peripheral disabled,

Cache off, while (1)

code executing from

MRAM

135

—

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

RA8D2 Datasheet

2. Electrical Characteristics

R01DS0493EJ0130 Rev.1.30

Feb 27, 2026

Page 77 of 292

R7KA8D2AFDCAC bảng dữ liệu(PDF) 77 Page - Renesas Technology Corp

R7KA8D2AFDCAC bảng dữ liệu(HTML) 77 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL