M68HC08 datasheet(98/172 Pages) FREESCALE

98 / 172 page

Timer Interface Module (TIM)

MC68HC908JL3E Family Data Sheet, Rev. 3

Freescale Semiconductor

Figure 8-8. CHxMAX Latency

8.9.5 TIM Channel Registers (TCH0H/L:TCH1H/L)

These read/write registers contain the captured TIM counter value of the input capture function or the

output compare value of the output compare function. The state of the TIM channel registers after reset

is unknown.

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH)

inhibits input captures until the low byte (TCHxL) is read.

In output compare mode (MSxB:MSxA

≠ 0:0), writing to the high byte of the TIM channel x registers

(TCHxH) inhibits output compares until the low byte (TCHxL) is written.

Address:

$0026

TCH0H

Bit 7

654321

Bit 0

Read:

Bit15

Bit14

Bit13

Bit12

Bit11

Bit10

Bit9

Bit8

Write:

Reset:

Indeterminate after reset

Address:

$0027

TCH0L

Bit 7

654321

Bit 0

Read:

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

Write:

Reset:

Indeterminate after reset

Address:

$0029

TCH1H

Bit 7

654321

Bit 0

Read:

Bit15

Bit14

Bit13

Bit12

Bit11

Bit10

Bit9

Bit8

Write:

Reset:

Indeterminate after reset

Address:

$02A

TCH1L

Bit 7

654321

Bit 0

Read:

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

Write:

Reset:

Indeterminate after reset

Figure 8-9. TIM Channel Registers (TCH0H/L:TCH1H/L)

OUTPUT

OVERFLOW

TCHx

PERIOD

CHxMAX

OVERFLOW

COMPARE

OUTPUT

COMPARE

OUTPUT

COMPARE

OUTPUT

COMPARE

M68HC08 bảng dữ liệu(PDF) 98 Page - Freescale Semiconductor, Inc

M68HC08 bảng dữ liệu(HTML) 98 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL