TMP93CS41 datasheet(184/248 Pages) TOSHIBA

184 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-182

Table 3.11.2 Selection of Transfer Rate (1) (when baud rate generator is used)

Unit (kbps)

fc [MHz]

Input clock

Frequency divisor

φT0

φT2

φT8

φT32

76.800

19.200

4.800

1.200

38.400

9.600

2.400

0.600

19.200

4.800

1.200

0.300

9.830400

9.600

2.400

0.600

0.150

38.400

9.600

2.400

0.600

12.288000

19.200

4.800

1.200

0.300

76.800

19.200

4.800

1.200

38.400

9.600

2.400

0.600

14.745600

19.200

4.800

1.200

0.300

Note 1: Transfer rates in I/O interface mode are 8 times faster than the values given in the

above table.

Note 2: This table is calculated for when fc is selected as the system clock, the clock gear is set

to fc, and the system clock is selected as the prescaler clock input.

Table 3.11.3 Selection of Transfer Rate (2) (when timer 0 (Input clock φT1) is used)

Unit (kbps)

TREG0

12.288 MHz

12 MHz

9.8304 MHz

8 MHz

6.144 MHz

76.8

62.5

38.4

31.25

19.2

9.6

4.8

10H

4.8

14H

4.8

2.4

How to calculate the transfer rate (when timer 0 is used):

Clock frequency selected by SYSCR0<PRCK1:0>

Transfer rate

TREG0 × 8 × 16

(when timer 0 (Input clock φT1) is used)

Note 1: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: This table is calculated for when fc is selected as the system clock, the clock gear is set

to fc, and fFPH is selected as the prescaler clock input.

TMP93CS41 bảng dữ liệu(PDF) 184 Page - Toshiba Semiconductor

TMP93CS41 bảng dữ liệu(HTML) 184 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL