TMP93CS41 datasheet(90/248 Pages) TOSHIBA

90 / 248 page

TMP93CS40/TMP93CS41

20004-02-10

93CS40-88

3.6.2

Address/Data Bus Pins

Port 0, port 1 and port 2 function as an address and data bus for connecting the

microcontroller to the external memories and I/O peripherals.

Products

TMP93CS41F (Note 4)

TMP93CS40F (Note 2), (Note 3)

Number of Address

Bus Pins

max24 (to 16 Mbytes)

max16 (to 64 Kbytes)

max8 (to 256 Kbytes)

Number of Data Bus

Pins

Number of

Multiplexed Pins

VIL

VIH

Mode

Pins

AM8/ AM16

VIH

VIL

VIH

Port 0

AD0 to AD7

Port 1

A8 to A15

AD8 to AD15

A8 to A15

AD8 to AD15

Port

Function

Port 2

A16 to A23

A0 to A7

Timing Chart

Note 1: In the cases of 3. and 4., the data bus signals output the addresses because the signals are also

used as the address bus. By writing “0” to bit CKOCR<ALEEN>, the ALE signal can be prevented

from outputting.

Note 2: After a reset operation, port 0, port 1, and port 2 of the TMP93CS40F function as input ports.

Note 3: In the case of the TMP93CS40F, all the options a. to d. can be made available using the P1CR,

P1FC, P2CR, and P2FC registers. ( EA = VIH, AM8/ AM16 = VIH)

Note 4: In the case of the TMP93CS41F, options 3. and 4. cannot be made available.

A23 to A16

A23 to

A16

AD15 to

AD0

ALE

A15

to A0

D15

to D0

A23 to A8

A23 to

AD7 to

AD0

ALE

to A0

to D0

A15 to A0

A15 to

AD7 to

AD0

ALE

to A0

to D0

(Note 1)

A7 to A0

AD15 to

AD0

ALE

A15

to A0

D15

to D0

(Note 1)

TMP93CS41 bảng dữ liệu(PDF) 90 Page - Toshiba Semiconductor

TMP93CS41 bảng dữ liệu(HTML) 90 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL