TMP93CS41 datasheet(30/248 Pages) TOSHIBA

30 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-28

(3) Operation

1. RUN mode

In the RUN mode, the system clock in the MCU continues to operate even after a

HALT instruction is executed. Only the CPU stops executing further instructions.

In the halt state, an interrupt request is accepted on the falling edge of the CLK

signal.

Release of the RUN mode is executed by the external or internal interrupts. (See

Table 3.3.6 “Halt Release Sources and Halt Release Operations”.)

Figure 3.3.6 shows the timing for releasing the halt state by interrupts in the RUN

or IDLE2 modes.

Figure 3.3.6 Timing Chart for Releasing the Halt State by Interrupt in RUN/IDLE2 Modes

2. IDLE2 mode

In the IDLE2 mode, the system clock signal is supplied only to specific internal I/O

devices, and the CPU stops executing the current instruction. In the IDLE2 mode, the

halt state is released by an interrupt with the same timing as in the RUN mode. The

IDLE2 mode is released by external or internal interrupts, except for INTWDT and

INTAD interrupts. (See Table 3.3.6 “Halt Release Sources and Halt Release

Operations”.)

In the IDLE2 mode, the watchdog timer should be disabled before entering the halt

status, to prevent the watchdog timer interrupt from occurring just after release of the

HALT mode.

Address

+ 2

Address

Data

Address

Data

CLK

A0 to A23

ALE

AD0 to AD15

NMI

INT0

(

Level)

INT4 to INT7

(Rising edge)

INT4, INT6

(Falling edge)

Internal INT

RUN or IDLE2

modes

TMP93CS41 bảng dữ liệu(PDF) 30 Page - Toshiba Semiconductor

TMP93CS41 bảng dữ liệu(HTML) 30 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL