TMP93CS41 datasheet(183/248 Pages) TOSHIBA

183 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-181

2. Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks

to determine the transfer rate of the serial channel.

The input clock to the baud rate generator,

φT0, φT2, φT8, or φT32, is generated by

the 9-bit prescaler which is shared by the timers. One of these input clocks is selected

by the baud rate generator control register BR0CR<BR0CK1:0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency

by from 2 to 16 to determine the transfer rate.

The method for calculating a transfer rate when the baud rate generator is used is

explained below.

•

UART mode

Input clock for baud rate generator

Baud rate =

Frequency divisor for baud rate generator

÷ 16

•

I/O interface mode

Input clock for baud rate generator

Baud rate =

Frequency divisor for baud rate generator

÷ 2

For example, when the source clock (fc) is 12.288 MHz, the input clock is

φT2 (fc/16),

and the frequency divisor is 5, the transfer rate in UART mode is as follows:

Clock configuration

System clock:

High frequency (fc)

Clock gear:

1 (fc)

Prescaler clock: fFPH

fc/16

Baud rate

÷16

= 12.288 × 106 ÷ 16 ÷ 5 ÷ 16 = 9600 (bps)

Table 3.11.2 shows an example of the transfer rate in UART mode.

Also, using the 8-bit timer 0, the serial channel can generate a transfer rate. Table

3.11.3 shows examples of baud rate settings using timer 0.

TMP93CS41 bảng dữ liệu(PDF) 183 Page - Toshiba Semiconductor

TMP93CS41 bảng dữ liệu(HTML) 183 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL