công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMP93CS41 bảng dữ liệu(PDF) 121 Page - Toshiba Semiconductor

tên linh kiện TMP93CS41
Giải thích chi tiết về linh kiện  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TOSHIBA [Toshiba Semiconductor]
Trang chủ  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 bảng dữ liệu(HTML) 121 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 117Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 118Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 119Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 120Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 121Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 122Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 123Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 124Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 125Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 248 page
background image
TMP93CS40/TMP93CS41
2004-02-10
93CS40-119
Figure 3.8.4 Structure of Timer Registers 2
Memory addresses of the timer registers are as follows:
TREG2: 000026H (PWM timer 0)
TREG3: 000027H (PWM timer 1)
The timer register and register buffer are allocated to the same memory address. When
<DB2EN>
= 0, the same value is written to both the register buffer and timer register.
When
<DB2EN>
= 1, a value is written to the register buffer only.
Register buffer values can be read when reading the above addresses. The timer register
is write-only and it cannot be read.
4. Comparator
This element compares the value in the up counter with the value in the timer register
(TREG2). When they match, the comparator outputs the match detect signal. A timer
interrupt (INTT2) is generated at compare and match if the interrupt select bit
<PWM0INT> of the mode register (P0MOD) is set to 1. In timer mode, the comparator
clears the up counter at compare and match. It also inverts the value of the timer flip-flop if
timer flip-flop invert is enabled.
5. Timer flip-flop
The value of the timer flip-flop is inverted by the match detect signal (comparator output)
of each interval timer or by 2n
− 1 overflow. The flip-flop value can be output to the timer
output pin TO2 (also used as P72).
Up counter
Register buffer
Timer register (TREG2)
Comparator
Internal data bus
TREG2 WR
PWM2
n
− 1 overflow
8-bit match detect
Write
Selector
<DB2EN>
Shift trigger



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com