TMP93CS32F datasheet(98/180 Pages) TOSHIBA

98 / 180 page

TMP93CS32

2004-02-10

93CS32-96

The clock selected among fFPH clock and fc/16 clock is divided by 4 and input to this

prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets <PRCK1:0> to “00”, therefore fFPH/4 clock is input.

The 16-bit Timers 4 and 5 selects between 3 clock inputs:

φT1, φT4, and φT16 among the

prescaler outputs.

This prescaler can be run or stopped by the timer operation control register

TRUN<PRRUN>. Counting starts when <PRRUN> is set to “1”, while the prescaler is

cleared to zero and stops operation when <PRRUN> is cleared to “0”.

When the IDLE1 mode (operates only oscillator) is used, clear TRUN<PRRUN> to “0” to

stop this prescaler before “HALT” instruction is executed.

(2) Up counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by

T4MOD<T4CLK1:0> register.

As the input clock, one of the internal clocks

φT1, φT4, and φT16 from 9-bit prescaler (also

used for 8-bit timer), and external clock from TI4 pin (also used as P42/INT4 pin) can be

selected. When reset, it will be initialized to <T4CLK1:0>

= 00 to select TI4 input mode.

Counting or stop and clear of the counter is controlled by timer operation control register

TRUN<T4RUN>.

When clearing is enabled, up counter UC4 will be cleared to zero each time it coincides

matches the timer register TREG5. The “clear enable/disable” is set by T4MOD<CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTO4) is generated when UC4 overflow occurs.

(3) Timer registers

These two 16-bit registers are used to set the interval time. When the value of up counter

UC4 matches the set value of this timer register, the comparator match detect signal will

be active.

Setting data for both upper and lower timer registers (TREG4 and TREG5) is always

needed. For example, either using 2-byte date transfer instruction or using 1 byte date

transfer instruction twice for lower 8 bits and upper 8 bits in order.

TREG4 to TREG7 are write-only registers, so these registers can not be read by software.

TREG 4

Timer 4

Upper 8 bits

Lower 8 bits

000031H

000030H

TREG 5

Upper 8 bits

Lower 8 bits

000033H

000032H

TREG 6

Timer 5

Upper 8 bits

Lower 8 bits

000041H

000040H

TREG 7

Upper 8 bits

Lower 8 bits

000043H

000042H

TMP93CS32F bảng dữ liệu(PDF) 98 Page - Toshiba Semiconductor

TMP93CS32F bảng dữ liệu(HTML) 98 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL