TMPR4937 datasheet(320/552 Pages) TOSHIBA

320 / 552 page

Chapter 10 PCI Controller

10-62

10.4.34 G2P I/O Space G-Bus Base Address Register (G2PIOGBASE)

0xD138

Reserved

: Type

: Initial value

Reserved

BSWAP

EXFER

BA[35:32]

R/W

: Type

0x0/0x1 0x1/0x0

0x0

: Initial value

BA[31:16]

R/W

: Type

0x0000

: Initial value

BA[15:8]

Reserved

R/W

: Type

0x00

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

63:38

Reserved

⎯

BSWAP

Byte Swap

Byte Swap Disable

(Default: Little Endian Mode: 0x1; Big Endian Mode: 0x0) Sets the byte

swapping of the I/O space.

1: Do not perform byte swapping.

0: Perform byte swapping.

Please use the default state in most situations. If this bit is changed to “1”

when in the Big Endian Mode, the byte order of transfer to the I/O Memory

Space through DWORD (32-bit) access will not change.

R/W

EXFER

Endian Transfer

(Default: Little Endian Mode: 0x0; Big Endian Mode: 0x1)

Sets the Endian Transfer of the I/O Space.

1: Performs Endian Transfer.

0: Does not perform Endian Transfer.

Please use the default state.

R/W

35:8

BA[35:8]

Base Address

Base Address (Default: 0x0_0000_00)

Sets the G-Bus base bus address of the I/O Memory Space for initiator

access.

Can set the base address in 256-byte units.

R/W

7:0

Reserved

Figure 10.4.32 G2P I/O Space G-Bus Address Register

TMPR4937 bảng dữ liệu(PDF) 320 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 320 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL