TMPR4937 datasheet(174/552 Pages) TOSHIBA

174 / 552 page

Chapter 8 DMA Controller

8-18

8.3.10 Chain DMA Transfer

Table 8.3.4 shows the data structure in memory that the DMA Command Descriptor has. When the

Simple Chain bit (SMPCHN) of the DMA Channel Control Register (DMCCRn) is set, only the initial

four double words are used. DMSAIRn, DMDAIR, DMCCRn, and DMCSRn use the settings from

when DMA started. In addition, all eight double words are used when the Simple Chain bit (SMPCHN)

is cleared.

Saving the start memory address of another DMA Command Descriptor in the Offset 0 Chain

Address field makes it possible to construct a chain list of DMA Command Descriptors (Figure 8.3.5).

Set “0” in the Chain Address field of the DMA Command Descriptor at the end of the chain list.

When DMA transfer that is specified by one DMA Command Descriptor ends, the DMA Controller

automatically reads the next DMA Command Descriptor indicated by the Chain Address Register

(Chain transfer), then continues DMA transfer. Continuous DMA transfer that uses multiple Descriptors

connected into such a chain-like structure is called Chain DMA transfer.

Since the DMA Channel Status Register is also overwritten during Chain transfer when the DMA

Simple Chain bit (SMPCHN) is cleared, be sure not to unnecessarily clear necessary bits.

Placing DMA Command Descriptors at addresses that do not span across 32-double-word boundaries

in memory is efficient since they are read by one G-Bus Burst Read operation.

Table 8.3.4 DMA Command Descriptors

Offset Address

Field Name

Transfer Destination Register

0x00

Chain Address

DMA Chain Address Register (DMCHARn)

0x08

Source Address

DMA Source Address Register (DMSARn)

0x10

Destination Address

DMA Destination Address Register (DMDARn)

0x18

Count

DMA Count Register (DMCNTRn)

0x20

Source Address Increment

DMA Source Address Increment Register (DMSAIRn)

0x28

Destination Address Increment

DMA Destination Address Increment Register (DMDAIRn)

0x30

Channel Control

DMA Channel Control Register (DMCCRn)

0x38

Channel Status

DMA Channel Status Register (DMCSRn)

TMPR4937 bảng dữ liệu(PDF) 174 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 174 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL