TMPR4937 datasheet(365/552 Pages) TOSHIBA

365 / 552 page

Chapter 11 Serial I/O Port

11-5

11.3.3 Serial Clock Generator

Generates the Serial Clock (SIOCLK). SIOCLK determines the serial transfer rate and has a

frequency that is 16

× the baud rate. One of the following can be selected as the source for the Serial

Clock (SIOCLK).

•

Internal System Clock (IMBUSCLK)

•

External Clock Input (SCLK)

•

Baud rate generator circuit output

The IMBUSCLK frequency can be selected from frequencies that are 1/2, 1/2.5, 1/3, or 1/4 the

frequency of the CPU clock. The maximum frequency tolerance of the external clock input (SCLK) is

45% the frequency of IMBUSCLK. For example, if IMBUSCLK = 60 MHz, then set SCLK to 27 MHz

or less.

The baud rate generator is a circuit that divides these clock signals according to the following

formula.

Divisor

Prescalar

Rate

Baud

•

fc: Clock frequency of IMBUSCLK or an external clock input (SCLK)

•

Prescalar Value: 2, 8, 32, 128

•

Divide Value: 1, 2, 3,…255

Table 11.3.1 shows example settings of divide values relative to representative baud rates.

Figure 11.3.2 Baud Rate Generator and SIOCLK Generator

It is possible to correctly receive data if the error of the baud rate set by this controller is within 3.12

% of the target baud rate (communication baud rate).

Selector

Prescalar

Selector

SCLK

IMBUSCLK

Divider

Select CLK

SIBGR. BCLK

Baud Rate Generator

Select SIOCLK

SILCR. SCS [1]

SIOCLK

Baud Rate

Divide value

SIBGR. BRD

Select SIOCLK

SILCR. SCS [0]

1/2

1/8

1/32

1/128

1/1

− 1/255

TMPR4937 bảng dữ liệu(PDF) 365 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 365 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL