TMS320DM355 datasheet(122/153 Pages) TI

122 / 153 page

www.ti.com

PCLK

EXTCLK

TMS320DM355

Digital Media System-on-Chip (DMSoC)

SPRS463 – SEPTEMBER 2007

• Internal Color Bar Generation (100%/75%)

• YUV/RGB modes support HDTV output (720p/1080i) with 74.25 MHz external clock input

5.9.2.3 VPBE Electrical Data/Timing

Table 5-21. Timing Requirements for VPBE CLK Inputs (see Figure 5-27)

DM355

NO.

UNIT

MIN

MAX

tc(PCLK)

Cycle time, PCLK

13.33

160

tw(PCLKH)

Pulse duration, PCLK high

5.7

tw(PCLKL)

Pulse duration, PCLK low

5.7

tt(PCLK)

Transition time, PCLK

tc(EXTCLK)

Cycle time, EXTCLK

13.33

160

tw(EXTCLKH)

Pulse duration, EXTCLK high

5.7

tw(EXTCLKL)

Pulse duration, EXTCLK low

5.7

tt(EXTCLK)

Transition time, EXTCLK

Figure 5-27. VPBE PCLK and EXTCLK Timing

Table 5-22. Timing Requirements for VPBE Control Input With Respect to PCLK and EXTCLK(1)(2)(3) (see

Figure 5-28)

DM355

NO.

UNIT

MIN

MAX

tsu(VCTLV-VCLKIN)

Setup time, VCTL valid before VCLKIN edge

th(VCLKIN-VCTLV)

Hold time, VCTL valid after VCLKIN edge

(1)

The VPBE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the

rising edge of VCLKIN is referenced. When in negative edge clocking mode, the falling edge of VCLKIN is referenced.

(2)

VCTL = HSYNC, VSYNC, and FIELD

(3)

VCLKIN = PCLK or EXTCLK

Peripheral Information and Electrical Specifications

122

Submit Documentation Feedback

TMS320DM355 bảng dữ liệu(PDF) 122 Page - Texas Instruments

TMS320DM355 bảng dữ liệu(HTML) 122 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL