LTC2414IGN datasheet(23/48 Pages) LINER

23 / 48 page

LTC2414/LTC2418

241418fa

Whenever SCK is LOW, the LTC2414/LTC2418’s internal

pull-up at pin SCK is disabled. Normally, SCK is not exter-

nally driven if the device is in the internal SCK timing mode.

However, certain applications may require an external

driver on SCK. If this driver goes Hi-Z after outputting a LOW

signal, the LTC2414/LTC2418’s internal pull-up remains

disabled. Hence, SCK remains LOW. On the next falling

edge of CS, the device is switched to the external SCK timing

mode. By adding an external 10k pull-up resistor to SCK,

this pin goes HIGH once the external driver goes Hi-Z. On

the next CS falling edge, the device will remain in the in-

ternal SCK timing mode.

A similar situation may occur during the sleep state when

CS is pulsed HIGH-LOW-HIGH in order to test the conver-

sion status. If the device is in the sleep state (EOC = 0),

SCK will go LOW. Once CS goes HIGH (within the time

period defined above as tEOCtest), the internal pull-up is

activated. For a heavy capacitive load on the SCK pin, the

internal pull-up may not be adequate to return SCK to a

HIGH level before CS goes low again. This is not a concern

under normal conditions where CS remains LOW after

detecting EOC = 0. This situation is easily overcome by

adding an external 10k pull-up resistor to the SCK pin.

Internal Serial Clock, 3-Wire I/O,

Continuous Conversion

This timing mode uses a 3-wire interface. The conversion

result is shifted out of the device by an internally generated

serial clock (SCK) signal, see Figure 10. CS may be perma-

nently tied to ground, simplifying the user interface or

isolation barrier.

The internal serial clock mode is selected at the end of the

power-on reset (POR) cycle. The POR cycle is concluded

approximately 1ms after VCC exceeds 2V. An internal weak

pull-up is active during the POR cycle; therefore, the

internal serial clock timing mode is automatically selected

if SCK is not externally driven LOW (if SCK is loaded such

that the internal pull-up cannot pull the pin HIGH, the

external SCK mode will be selected).

During the conversion, the SCK and the serial data output

pin (SDO) are HIGH (EOC = 1). Once the conversion is

APPLICATIO S I FOR ATIO

Figure 9. Internal Serial Clock, Reduced Data Output Length

(1)

(0)

SGL

ODD/

SIGN

SDI

DON’T CARE

SDO

SCK

(INTERNAL)

>tEOCtest

MSB

SIG

BIT 8

TEST EOC

(OPTIONAL)

TEST EOC

BIT 27

BIT 26

BIT 25

BIT 24

BIT 28

BIT 29

BIT 30

EOC

BIT 31

EOC

BIT 0

SLEEP

DATA OUTPUT

Hi-Z

DATA

OUTPUT

CONVERSION

SLEEP

2411 F09

<tEOCtest

VCC

10k

TEST EOC

VCC

REF+

REF–

CH0

CH7

CH8

CH15

COM

SCK

SDI

SDO

GND

919

REFERENCE

VOLTAGE

0.1V TO VCC

ANALOG

INPUTS

= 50Hz REJECTION

= EXTERNAL OSCILLATOR

= 60Hz REJECTION

VCC

µF

2.7V TO 5.5V

LTC2414/

LTC2418

4-WIRE

SPI INTERFACE

•

LTC2414IGN bảng dữ liệu(PDF) 23 Page - Linear Technology

LTC2414IGN bảng dữ liệu(HTML) 23 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL