LTC2414IGN datasheet(17/48 Pages) LINER

17 / 48 page

LTC2414/LTC2418

241418fa

When a fundamental rejection frequency different from

50Hz or 60Hz is required or when the converter must be

synchronized with an outside source, the LTC2414/

LTC2418 can operate with an external conversion clock.

The converter automatically detects the presence of an

external clock signal at the FO pin and turns off the internal

oscillator. The frequency fEOSC of the external signal must

be at least 2560Hz (1Hz notch frequency) to be detected.

The external clock signal duty cycle is not significant as

long as the minimum and maximum specifications for the

high and low periods tHEO and tLEO are observed.

While operating with an external conversion clock of a

frequency fEOSC, the converter provides better than 110dB

normal mode rejection in a frequency range fEOSC/2560

±4% and its harmonics. The normal mode rejection as a

function of the input frequency deviation from fEOSC/2560

is shown in Figure 4.

Whenever an external clock is not present at the FO pin, the

converter automatically activates its internal oscillator and

enters the Internal Conversion Clock mode. The converter

operation will not be disturbed if the change of conversion

clock source occurs during the sleep state or during the

data output state while the converter uses an external

serial clock. If the change occurs during the conversion

state, the result of the conversion in progress may be

outside specifications but the following conversions will

not be affected. If the change occurs during the data output

state and the converter is in the Internal SCK mode, the

serial clock duty cycle may be affected but the serial data

stream will remain valid.

Table 5 summarizes the duration of each state and the

achievable output data rate as a function of FO.

SERIAL INTERFACE PINS

The LTC2414/LTC2418 transmit the conversion results

and receive the start of conversion command through a

synchronous 4-wire interface. During the conversion and

sleep states, this interface can be used to assess the con-

verter status and during the data I/O state it is used to read

the conversion result and write in channel selection bits.

Figure 4. LTC2414/LTC2418 Normal Mode Rejection

When Using an External Oscillator of Frequency fEOSC

DIFFERENTIAL INPUT SIGNAL FREQUENCY

DEVIATION FROM NOTCH FREQUENCY fEOSC/2560(%)

–12

–8

–4

048

241418 F04

–80

–85

–90

–95

–100

–105

–110

–115

–120

–125

–130

–135

–140

APPLICATIO S I FOR ATIO

Table 4. LTC2414/LTC2418 Output Data Format

Differential Input Voltage

Bit 31

Bit 30

Bit 29

Bit 28

Bit 27

Bit 26

Bit 25

…

Bit 6

VIN*

EOC

DMY

SIG

MSB

LSB

VIN* ≥ 0.5 • VREF**

0110

…

0.5 • VREF** – 1LSB

0101

…

0.25 • VREF**

0101

…

0.25 • VREF** – 1LSB

0100

…

0100

…

–1LSB

0011

…

– 0.25 • VREF**

0011

…

– 0.25 • VREF** – 1LSB

0010

…

– 0.5 • VREF**

0010

…

VIN* < –0.5 • VREF**

0001

…

*The differential input voltage VIN = IN

+ – IN–.

**The differential reference voltage VREF = REF+ – REF–.

LTC2414IGN bảng dữ liệu(PDF) 17 Page - Linear Technology

LTC2414IGN bảng dữ liệu(HTML) 17 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL