AMD-K6-2ESLASH233AMZ datasheet(295/332 Pages) AMD

295 / 332 page

Chapter 15

Signal Switching Characteristics

277

22529B/0—January 2000

AMD-K6™-2E Processor Data Sheet

Preliminary Information

t72

INIT Setup Time

5.0 ns

t73

INIT Hold Time

1.0 ns

t74

INTR Setup Time

5.0 ns

t75

INTR Hold Time

1.0 ns

t76

INV Setup Time

5.0 ns

t77

INV Hold Time

1.0 ns

t78

KEN# Setup Time

5.0 ns

t79

KEN# Hold Time

1.0 ns

t80

NA# Setup Time

4.5 ns

t81

NA# Hold Time

1.0 ns

t82

NMI Setup Time

5.0 ns

t83

NMI Hold Time

1.0 ns

t84

SMI# Setup Time

5.0 ns

t85

SMI# Hold Time

1.0 ns

t86

STPCLK# Setup Time

5.0 ns

t87

STPCLK# Hold Time

1.0 ns

t88

WB/WT# Setup Time

4.5 ns

t89

WB/WT# Hold Time

1.0 ns

Notes:

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup

and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.

2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup

and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and

must remain asserted at least two clocks.

Table 61. Input Setup and Hold Timings for 66-MHz Bus Operation (continued)

Symbol

Parameter Description

Preliminary Data

Figure

Min

Max

AMD-K6-2E/233AMZ bảng dữ liệu(PDF) 295 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ bảng dữ liệu(HTML) 295 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL