AMD-K6-2ESLASH233AMZ datasheet(237/332 Pages) AMD

237 / 332 page

Chapter 11

System Management Mode (SMM)

219

22529B/0—January 2000

AMD-K6™-2E Processor Data Sheet

Preliminary Information

Table 40 shows the initial state of registers when entering SMM.

11.2

SMM State-Save Area

When the processor acknowledges an SMI# interrupt by

asserting SMIACT#, it saves its state in a 512-byte SMM

state-save area shown in Table 41. The save begins at the top of

the SMM memory area (SMM base address + FFFFh) and fills

down to SMM base address + FE00h.

Table 41 shows the offsets in the SMM state-save area relative

to the SMM base address. The SMM service routine can alter

any of the read/write values in the state-save area.

Table 40. Initial State of Registers in System Management Mode (SMM)

SMM Initial State

General-Purpose Registers

Unmodified

EFLAGs

0000_0002h

CR0

PE, EM, TS, and PG are cleared (bits 0, 2, 3, and 31).

The other bits are unmodified.

DR7

0000_0400h

GDTR, LDTR, IDTR, TSSR, DR6 Unmodified

EIP

0000_8000h

0003_0000h

DS, ES, FS, GS, SS

0000_0000h

Table 41. SMM State-Save Area Map

Address Offset

Contents Saved

FFFCh

CR0

FFF8h

CR3

FFF4h

EFLAGS

FFF0h

EIP

FFECh

EDI

FFE8h

ESI

FFE4h

EBP

FFE0h

ESP

FFDCh

EBX

FFD8h

EDX

FFD4h

ECX

FFD0h

EAX

AMD-K6-2E/233AMZ bảng dữ liệu(PDF) 237 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ bảng dữ liệu(HTML) 237 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL