AMD-K6-2ESLASH233AMZ datasheet(203/332 Pages) AMD

203 / 332 page

Chapter 8

Cache Organization

185

22529B/0—January 2000

AMD-K6™-2E Processor Data Sheet

Preliminary Information

Cache Organization

The following sections describe the basic architecture and

resources of the AMD-K6-2E processor internal caches.

The performance of the AMD-K6-2E processor is enhanced by a

writeback level-one (L1) cache. The cache is organized as a

separate 32-Kbyte instruction cache and a 32-Kbyte data cache,

each with two-way set associativity (See Figure 74). The cache

line size is 32 bytes, and lines are prefetched from external

memory using an efficient, pipelined burst transaction.

As the instruction cache is filled, each instruction byte is

analyzed for instruction boundaries using predecode logic.

Predecoding annotates each instruction byte with information

that later enables the decoders to efficiently decode multiple

instructions simultaneously. Translation lookaside buffers

(TLB) are also used to translate linear addresses to physical

addresses. The instruction cache is associated with a 64-entry

TLB, while the data cache is associated with a 128-entry TLB.

Figure 74. Cache Organization

Processor

Core

System Bus

Interface Unit

128-Entry TLB

64-Entry TLB

State

Bit

Tag

RAM

Way 0

Way 1

State

Bit

Tag

RAM

32-Kbyte Instruction Cache

32-Kbyte Data Cache

Predecode Instruction Cache

MESI

Bits

Tag

RAM

Way 0

Way 1

MESI

Bits

Tag

RAM

AMD-K6-2E/233AMZ bảng dữ liệu(PDF) 203 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ bảng dữ liệu(HTML) 203 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL