AMD-K6-2ESLASH233AMZ datasheet(142/332 Pages) AMD

142 / 332 page

124

Signal Descriptions

Chapter 5

AMD-K6™-2E Processor Data Sheet

22529B/0—January 2000

Preliminary Information

5.46

TCK (Test Clock)

Pin Attribute

Input, Internal Pullup

Pin Location

M-34

Summary

TCK is the clock for boundary-scan testing using the Test

Access Port (TAP). See “Boundary-Scan Test Access Port

(TAP)” on page 229 for details regarding the operation of the

TAP controller.

Sampled

The processor always samples TCK, except while TRST# is

asserted.

5.47

TDI (Test Data Input)

Pin Attribute

Input, Internal Pullup

Pin Location

N-35

Summary

TDI i s t h e se ri a l test data an d i n str u cti o n i npu t fo r

boundary-scan testing using the Test Access Port (TAP). See

“Boundary-Scan Test Access Port (TAP)” on page 229 for details

regarding the operation of the TAP controller.

Sampled

The processor samples TDI on every rising TCK edge, but only

while in the Shift-IR and Shift-DR states.

5.48

TDO (Test Data Output)

Pin Attribute

Output

Pin Location

N-33

Summary

TDO is the se rial test data and instruction out put fo r

boundary-scan testing using the Test Access Port (TAP). See

“Boundary-Scan Test Access Port (TAP)” on page 229 for details

regarding the operation of the TAP controller.

Driven and Floated

The processor drives TDO on every falling TCK edge, but only

while in the Shift-IR and Shift-DR states. TDO is floated at all

other times.

AMD-K6-2E/233AMZ bảng dữ liệu(PDF) 142 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ bảng dữ liệu(HTML) 142 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL