công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TAS5504 bảng dữ liệu(PDF) 57 Page - Texas Instruments

tên linh kiện TAS5504
Giải thích chi tiết về linh kiện  4 Channel Digital Audio PWM Processor
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

TAS5504 bảng dữ liệu(HTML) 57 Page - Texas Instruments

Back Button TAS5504_06 Datasheet HTML 53Page - Texas Instruments TAS5504_06 Datasheet HTML 54Page - Texas Instruments TAS5504_06 Datasheet HTML 55Page - Texas Instruments TAS5504_06 Datasheet HTML 56Page - Texas Instruments TAS5504_06 Datasheet HTML 57Page - Texas Instruments TAS5504_06 Datasheet HTML 58Page - Texas Instruments TAS5504_06 Datasheet HTML 59Page - Texas Instruments TAS5504_06 Datasheet HTML 60Page - Texas Instruments TAS5504_06 Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 96 page
background image
Serial Audio Interface Control and Timing
50
SLES123 − October 2004
TAS5504
3.6.9 Volume Control
3.6.9.1
Control Signal Parameters Over Recommended Operating Conditions (Unless
Otherwise Noted)
PARAMETER
TEST CONDITIONS
MIN
MAX
UNITS
Maximum attenuation before mute
Individual volume, master volume or a
combination of both
−127
dB
Maximum gain
Individual volume, master volume
18
dB
Maximum volume before the onset of clipping
0-dB input, any modulation limit
0
dB
PSVC range
PSVC enabled
12, 18, or 24
dB
PSVC rate
Fs
PSVC modulation
Single Sided
PSVC quantization
2048
Steps
PSVC PWM modulation limits
PSVC Rangel = 24 dB
6% (120 :
2048)
95% 1944 :
2048
dB
3.7
Serial Audio Interface Control and Timing
3.7.1 I2S Timing
I2S timing uses an LRCLK to define when the data being transmitted is for the left channel and when it is for
the right channel. The LRCLK is low for the left channel and high for the right channel. A bit clock running at
64 × Fs is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes
state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of
bit clock. The TAS5504 masks unused trailing data bit positions.
23 22
SCLK
32 Clks
LRCLK (Note Reversed Phase)
Left Channel
24-Bit Mode
9
8
5
4
1
0
19 18
20-Bit Mode
5
4
1
0
16-Bit Mode
1
0
15 14
MSB
LSB
23 22
SCLK
32 Clks
Right Channel
9
8
5
4
1
0
19 18
5
4
1
0
1
0
15 14
MSB
LSB
2-Channel I2S (Philips Format) Stereo Input
NOTE: All data presented in 2s complement form with MSB first.
Figure 3−9. I2S Format 64 Fs Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com