MB90F482PF datasheet(10/113 Pages) FUJITSU

10 / 113 page

MB90480/485 Series

(Continued)

Pin No.

Pin name

Circuit

type

Function

LQFP*1 QFP*2

P45

(CMOS)

MB90480

series

This is a general purpose I/O port.

A13

In non-multiplex mode, this pin functions as an external address pin.

P45

(CMOS/

MB90485

series

This is a general purpose I/O port.

A13

In non-multiplex mode, this pin functions as an external address pin.

EXTC*3

µPG input pin (MB90485 series only) .

P46, P47

(CMOS)

This is a general purpose I/O port.

A14, A15

In non-multiplex mode, this pin functions as an external address pin.

OUT4/

OUT5

Output compare event output pins.

P50

(CMOS)

This is a general purpose I/O port. In external bus mode, this pin functions as

the ALE pin.

ALE

In external bus mode, this pin functions as the address load enable (ALE) sig-

nal pin.

P51

(CMOS)

This is a general purpose I/O port. In external bus mode, this pin functions as

the RD pin.

In external bus mode, this pin functions as the read strobe output (RD) signal

pin.

P52

(CMOS)

This is a general purpose I/O port. In external bus mode, when the WRE pin

in the EPCR register is set to “1”, this pin functions as the WRL pin.

WRL

In external bus mode, this pin functions as the lower data write strobe output

(WRL) pin. When the WRE bit in the EPCR register is set to “0”, this pin func-

tions as a general purpose I/O port.

P53

(CMOS)

This is a general purpose I/O port. In external bus mode with 16-bit bus width,

when the WRE bit in the EPCR register is set to “1”, this pin functions as the

WRH pin.

WRH

In external bus mode with 16-bit bus width, this pin

functions as the upper data write strobe output (WRH) pin. When the WRE bit

in the EPCR register is set to “0”, this pin functions as a general purpose I/O

port.

P54

(CMOS)

This is a general purpose I/O port. In external bus mode, when the HDE bit in

the EPCR register is set to “1”, this pin functions as the HRQ pin.

HRQ

In external bus mode, this pin functions as the hold request input (HRQ) pin.

When the HDE bit in the EPCR register is set to “0”, this pin functions as a gen-

eral purpose I/O port.

P55

(CMOS)

This is a general purpose I/O port. In external bus mode, when the HDE bit in

the EPCR register is set to “1”, this pin functions as the HAK pin.

HAK

In external bus mode, this pin functions as the hold

acknowledge (HAK) pin. When the HDE bit in the EPCR register is set to “0”,

this pin functions as a general purpose I/O port.

MB90F482PF bảng dữ liệu(PDF) 10 Page - fujitsu semiconductor

MB90F482PF bảng dữ liệu(HTML) 10 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL