DSP56600FMSLASHAD datasheet(22/76 Pages) NXP

22 / 76 page

Preliminary

1-16

DSP56652 Technical Data Sheet

MOTOROLA

Pin and Signal Descriptions

DSP56652 Signal Description

Chip Selects

Table 1-10

Chip Select Signals

Signal Name

Signal

Type

State

during

Reset

Signal Description

CS0

Output

Chip-

driven

Chip select 0Ñ

This signal is asserted low based on the decode of the

internal address bus bits A[31:24] and is typically used as the external

flash memory chip select. After reset, accesses using this CS have a

default of 15 wait states.

CS1ÐCS4

Output

Driven

high

Chip select 1Ðchip select 4Ñ

These signals are asserted low based

on the decode of the internal address bus bits A[31:24] of the access

address.

When not selected as chip select signals, these signals become

general purpose outputs (GPOs). After reset, these signals are

GPOs that are driven high.

CS5

Output

Driven

low

Chip select 5Ñ

This signal is asserted high based on the decode of

the internal address bus bits A[31:24] of the access address.

When not selected as a chip select signal, this signal becomes a

GPO. After reset, this signal is a GPO that is driven low.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56600FM/AD bảng dữ liệu(PDF) 22 Page - NXP Semiconductors

DSP56600FM/AD bảng dữ liệu(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL