XIO2000 datasheet(107/150 Pages) TI

107 / 150 page

PCI Express Extended Configuration Space

November 2005

SCPS097B

5.10 Secondary Uncorrectable Error Status Register

The secondary uncorrectable error status register reports the status of individual PCI bus errors as they occur.

Software may only clear these bits by writing a 1b to the desired location. See Table 5−8 for a complete

description of the register contents.

PCI Express extended register offset:

12Ch

Read-only, Read/Clear

Default value:

0000 0000h

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 5−8. Secondary Uncorrectable Error Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:14

RSVD

Reserved. Returns 00 0000 0000 0000 0000b when read.

13†

BRIDGE_ERROR

Internal bridge error. This error bit is associated with a PCI-X error and returns 0b when read.

12†

SERR_DETECT

RCU

SERR assertion detected. This bit is asserted when the bridge detects the assertion of SERR

on the secondary bus.

11†

PERR_DETECT

RCU

PERR assertion detected. This bit is asserted when the bridge detects the assertion of PERR

on the secondary bus.

10†

DISCARD_TIMER

RCU

Delayed transaction discard timer expired. This bit is asserted when the discard timer expires

for a pending delayed transaction that was initiated on the secondary bus.

9†

UNCOR_ADDR

RCU

Uncorrectable address error. This bit is asserted when the bridge detects a parity error during

the address phase of an upstream transaction.

8†

ATTR_ERROR

Uncorrectable attribute error. This error bit is associated with a PCI-X error and returns 0b

when read.

7†

UNCOR_DATA

RCU

Uncorrectable data error. This bit is asserted when the bridge detects a parity error during a

data phase of an upstream write transaction, or when the bridge detects the assertion of

PERR when forwarding read completion data to a PCI device.

6†

SC_MSG_DATA

Uncorrectable split completion message data error. This error bit is associated with a PCI-X

error and returns 0b when read.

5†

SC_ERROR

Unexpected split completion error. This error bit is associated with a PCI-X error and returns

0b when read.

RSVD

Reserved. Returns 0b when read.

3†

MASTER_ABORT

RCU

Received master abort. This bit is asserted when the bridge receives a master abort on the

PCI interface.

2†

TARGET_ABORT

RCU

Received target abort. This bit is asserted when the bridge receives a target abort on the PCI

interface.

1†

SC_MSTR_ABORT

Master abort on split completion. This error bit is associated with a PCI-X error and returns 0b

when read.

RSVD

Reserved. Returns 0b when read.

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000 bảng dữ liệu(PDF) 107 Page - Texas Instruments

XIO2000 bảng dữ liệu(HTML) 107 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL