XIO2000 datasheet(53/150 Pages) TI

53 / 150 page

Classic PCI Configuration Space

November 2005

SCPS097B

Table 4−1. PCI Express Configuration Register Map (Continued)

OFFSET

GPIO data†

GPIO control†

0B4h

Reserved

0B8h−0BCh

Control and diagnotic register 0†

0C0h

Control and diagnotic register 1†

0C4h

Control and diagnotic register 2†

0C8h

Reserved

0CCh

Subsystem access†

0D0h

General control†

0D4h

Reserved

Clock run status†

Clock mask†

Clock control†

0D8h

Reserved

Arbiter time-out status

Arbiter request mask†

Arbiter control†

0DCh

Serial IRQ edge control†

Reserved

Serial IRQ mode control†

0E0h

Reserved

Serial IRQ status

0E4h

Reserved

0E8h−0FCh

† One or more bits in this register are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.1

Vendor ID Register

This 16-bit read-only register contains the value 104Ch, which is the vendor ID assigned to Texas Instruments.

PCI register offset:

00h

Read-only

Default value:

104Ch

BIT NUMBER

RESET STATE

4.2

Device ID Register

This 16-bit read-only register contains the value 8231h, which is the device ID assigned by TI for the bridge.

PCI register offset:

02h

Read-only

Default value:

8231h

BIT NUMBER

RESET STATE

XIO2000 bảng dữ liệu(PDF) 53 Page - Texas Instruments

XIO2000 bảng dữ liệu(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL