R7FA6T2AB3CFP datasheet(5/93 Pages) RENESAS

5 / 93 page

Table 1.9

Data processing

Feature

Functional description

Cyclic Redundancy Check (CRC)

The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit

order of CRC calculation results can be switched for LSB-first or MSB-first communication.

Additionally, various CRC-generation polynomials are available. The snoop function allows to

monitor the access to specific addresses. This function is useful in applications that require CRC

code to be generated automatically in certain events, such as monitoring writes to the serial

transmit buffer and reads from the serial receive buffer.

Data Operation Circuit (DOC)

The data operation circuit (DOC) is used to compare, add, and subtract 16 or 32-bit data. An

interrupt can be generated when the following conditions apply.

● When the 16 or 32-bit compared values match the detection condition

● When the result of 16 or 32-bit data addition overflows

● When the result of 16 or 32-bit data subtraction underflows

Table 1.10

Data processing accelerator

Feature

Functional description

Trigonometric function unit (TFU)

Calculation of sine, cosine, arctangent, and

x2+y2

● A sine and cosine can be simultaneously calculated.

● An arctangent and

x2+y2canbesimultaneouslycalculated.

IIR Filter Accelerator (IIRFA)

● 16 channels of biquad IIR filter

● cascaded biquad filter (max.32 stages)

● Operations using single-precision floating-point numbers

RA6T2 Datasheet

1. Overview

R01DS0400EJ0120 Rev.1.20

Mar 31, 2022

Page 5 of 93

R7FA6T2AB3CFP bảng dữ liệu(PDF) 5 Page - Renesas Technology Corp