MPC5675KFF0VMS2R datasheet(74/147 Pages) NXP

74 / 147 page

MPC5675K Microcontroller Data Sheet, Rev. 9

Electrical characteristics

NXP Semiconductors

In case of only narrow band disturbances the maximum of the results will not change. In case of broadband signals the emission

has to be below the limits.

3.6

Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according

to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin).

This test conforms to the AEC-Q100-002/-003/-011 standard.

3.7

Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

•

A supply over voltage is applied to each power supply pin.

•

A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

3.8

Power Management Controller (PMC) electrical characteristics

3.8.1

PMC electrical specifications

This section contains electrical characteristics for the PMC.

Table 15. ESD ratings1, 2

1 All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated

Circuits.

2 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device

specification requirements. Complete DC parametric and functional testing shall be performed per applicable

device specification at room temperature followed by hot temperature, unless specified otherwise in the device

specification.

No.

Symbol

Parameter

Conditions

Class

Max value3

3 Data based on characterization results, not tested in production.

Unit

1VESD(HBM)

SR Electrostatic discharge

(Human Body Model)

TA =25 °C

conforming to AEC-Q100-002

H1C

2000

2VESD(MM)

SR Electrostatic discharge

(Machine Model)

TA =25 °C

conforming to AEC-Q100-003

200

3VESD(CDM)

SR Electrostatic discharge

(Charged Device Model)

TA =25 °C

conforming to AEC-Q100-011

C3A

750 (corners)

500

Table 16. Latch-up results

No.

Symbol

Parameter

Conditions

Class

Static latch-up class

TA = 125 °C conforming to JESD 78

II level A

MPC5675KFF0VMS2R bảng dữ liệu(PDF) 74 Page - NXP Semiconductors

MPC5675KFF0VMS2R bảng dữ liệu(HTML) 74 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL