AT25QL641 datasheet(5/77 Pages) DIALOG

5 / 77 page

AT25QL641

DS-25QL641–130E–10/2018

Table 1-1.

Pin Descriptions

Symbol

Name and Function

Asserted

State

Type

CHIP SELECT

When this input signal is high, the device is deselected and serial data output pins are at

high impedance. Unless an internal program, erase or write status register cycle is in

progress, the device remains in the standby power mode (this is not the deep power

down mode). Driving the Chip Select (CS) low enables the device, placing it in the active

power mode. After power-up, a falling edge of Chip Select (CS) is required prior to the

start of any instruction.

Low

Input

SCK

SERIAL CLOCK

This input signal provides the timing for the serial interface. Instructions, addresses, or data

present at serial data input are latched on the rising edge of Serial Clock (SCK). Data are

shifted out on the falling edge of the SCK.

Input

SI (I/O0)

SERIAL INPUT

The SI pin is used to shift data into the device. The SI pin is used for all data input, including

command and address sequences. Data on the SI pin is always latched in on the rising edge

of SCK.

With the Dual-Output and Quad-Output Read commands, the SI Pin becomes an output pin

(I/O0) in conjunction with other pins to allow two or four bits of data on (I/O3-0) to be clocked in

on every falling edge of SCK

To maintain consistency with the SPI nomenclature, the SI (I/O

0) pin is referenced as the SI

pin unless specifically addressing the Dual-I/O and Quad-I/O modes in which case it is

referenced as I/O

Data present on the SI pin is ignored whenever the device is deselected (CS is deasserted).

Input/Output

SO (I/O

SERIAL OUTPUT

The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out

on the falling edge of SCK.

With the Dual-Output Read commands, the SO Pin remains an output pin (I/O

0) in conjunction

with other pins to allow two bits of data on (I/O

1-0) to be clocked in on every falling edge of

SCK.

To maintain consistency with the SPI nomenclature, the SO (I/O

1) pin is referenced as the SO

pin unless specifically addressing the Dual-I/O modes in which case it is referenced as I/O

The SO pin is in a high-impedance state whenever the device is deselected (CS is

deasserted).

Input/Output

WP (I/O

WRITE PROTECT

The Write Protect (WP) pin can be used to protect the Status register against data

modification. Used in conjunction with the Block Protect (SEC, TB, BP2, BP1 and BP0) bits

and Status Register Protect SRP) bits, a portion or the entire memory array can be hardware-

protected. The WP pin is active low. When the QE bit of Status Register-2 is set for Quad I/O,

the WP pin (Hardware Write Protect) function is not available since this pin is used for I/O

Input/Output

AT25QL641 bảng dữ liệu(PDF) 5 Page - Dialog Semiconductor

AT25QL641 bảng dữ liệu(HTML) 5 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL