ADRF6755ACPZ-R7 datasheet(11/48 Pages) AD

11 / 48 page

Data Sheet

ADRF6755

Rev. B | Page 11 of 48

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.

Mnemonic

Description

11, 55, 56, 41, 42, 1

VCC1 to VCC4

Positive Power Supplies for I/Q Modulator. Apply a 5 V power supply to VCC1, which should be

decoupled with power supply decoupling capacitors. Connect VCC2, VCC3, and VCC4 to the same

5 V power supply.

REGOUT

3.3 V Output Supply. Drives VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6.

13, 14, 15, 16, 31,

VREG1 to

VREG6

Positive Power Supplies for PLL Synthesizer, VCO, and Serial Port. Connect these pins to REGOUT

(3.3 V) and decouple them separately.

6, 19, 20, 21, 22, 23,

24, 37, 39, 40, 46, 47,

49, 50, 51, 52, 53, 54

AGND

Analog Ground. Connect to a low impedance ground plane.

DGND

Digital Ground. Connect to the same low impedance ground plane as the AGND pins.

2, 3

IBB, IBB

Differential In-Phase Baseband Inputs. These high impedance inputs must be dc biased to approx-

imately 500 mV dc and should be driven from a low impedance source. Nominal characterized ac signal

swing is 450 mV p-p on each pin. These inputs are not self-biased and must be externally biased.

4, 5

QBB, QBB

Differential Quadrature Baseband Inputs. These high impedance inputs must be dc-biased to

approximately 500 mV dc and should be driven from a low impedance source. Nominal charac-

terized ac signal swing is 450 mV p-p on each pin. These inputs are not self-biased and must be

externally biased.

33, 34, 35

CCOMP1 to

CCOMP3

Internal Compensation Nodes. These pins must be decoupled to ground with a 100 nF capacitor.

VTUNE

Control Input to the VCO. This voltage determines the output frequency and is derived from

filtering the CP output voltage.

RSET

Charge Pump Current Set. Connecting a resistor between this pin and ground sets the maximum

charge pump output current. The relationship between ICP and RSET is as follows:

SET

CPmax

where RSET = 4.7 kΩ and ICPmax = 5 mA.

Charge Pump Output. When enabled, this output provides ±ICP to the external loop filter, which, in

turn, drives the internal VCO.

Chip Select, CMOS Input. When CS is high, the data stored in the shift registers is loaded into one of

31 latches. In I2C mode, when CS is high, the slave address of the device is 0x60, and, when CS is

low, the slave address is 0x40.

PIN 1

INDICATOR

VCC4

IBB

QBB

AGND

RSET

VCC1

REGOUT

VREG1

VREG2

35 CCOMP3

36 VREG6

37 AGND

38 VTUNE

39 AGND

40 AGND

41 VCC3

42 VCC3

34 CCOMP2

33 CCOMP1

32 DGND

31 VREG5

30 CLK/SCL

29 SDI/SDA

TOP VIEW

(Not to Scale)

ADRF6755

NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.

2. CONNECT EXPOSED PAD TO GROUND PLANE VIA

A LOW IMPEDANCE PATH.

ADRF6755ACPZ-R7 bảng dữ liệu(PDF) 11 Page - Analog Devices

ADRF6755ACPZ-R7 bảng dữ liệu(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL