công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PRT2011DAF4A bảng dữ liệu(PDF) 66 Page - NXP Semiconductors

tên linh kiện PRT2011DAF4A
Giải thích chi tiết về linh kiện  i.MX RT1064 Crossover Processors Data Sheet for Consumer Products
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

PRT2011DAF4A bảng dữ liệu(HTML) 66 Page - NXP Semiconductors

Back Button PRT2011DAF4A Datasheet HTML 62Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 63Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 64Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 65Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 66Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 67Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 68Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 69Page - NXP Semiconductors PRT2011DAF4A Datasheet HTML 70Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 112 page
background image
i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020
66
NXP Semiconductors
Electrical Characteristics
4.9
Communication interfaces
The following sections provide the information about communication interfaces.
4.9.1
LPSPI timing parameters
The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and
slave operations. Many of the transfer attributes are programmable. The following tables provide timing
characteristics for classic LPSPI timing modes.
All timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted, as well as input
signal transitions of 3 ns and a 30 pF maximum load on all LPSPI pins.
VH
Analog comparator hysteresis1
mV
• CR0[HYSTCTR] = 00
—
1
2
• CR0[HYSTCTR] = 01
—
21
54
• CR0[HYSTCTR] = 10
—
42
108
• CR0[HYSTCTR] = 11
—
64
184
VCMPOH
Output high
VDD - 0.5
—
—
V
VCMPOI
Output low
—
—
0.5
V
tDHS
Propagation delay, high-speed
mode (EN = 1, PMODE = 1)2
—25
40
ns
tDLS
Propagation delay, low-speed
mode (EN = 1, PMODE = 0)2
—50
90
ns
tDInit
Analog comparator initialization
delay3
—1.5
—
s
IDAC6b
6-bit DAC current adder (enabled) —
5
—
A
RDAC6b
6-bit DAC reference inputs
—
VDD
—V
INLDAC6b
6-bit DAC integral non-linearity
-0.3
—
0.3
LSB4
DNLDAC6b
6-bit DAC differential non-linearity -0.15
—
0.15
LSB4
1 Typical hysteresis is measured with input voltage range limited to 0.7 to VDD - 0.7 V in high speed mode.
2 Signal swing is 100 mV.
3 Comparator initialization delay is defined as the time between software writes to the enable comparator module and the
comparator output setting to a stable level.
4 1 LSB = Vreference / 64
Table 56. Comparator and 6-bit DAC electrical specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com