FS32K112BHTXMLFTR datasheet(29/100 Pages) NXP

29 / 100 page

be 100 ns. After this filtering mechanism, the software has an option to put additional filtering in addition to this, by means

of PCM_RPC register and/or PORT_DFER register for PTA5.

5.3 DC electrical specifications at 3.3 V Range

NOTE

For details on the pad types defined in Table 17 and Table 19,

see Reference Manual section IO Signal Table and IO Signal

Description Input Multiplexing sheet(s) attached with

Reference Manual.

Table 17. DC electrical specifications at 3.3 V Range for S32K1xx series

Symbol

Parameter

Value

Unit

Notes

Min.

Typ.

Max.

VDD

I/O Supply Voltage

2.7

3.3

Vih

Input Buffer High Voltage

0.7 × VDD

—

VDD + 0.3

Vil

Input Buffer Low Voltage

VSS − 0.3

—

0.3 × VDD

Vhys

Input Buffer Hysteresis

0.06 × VDD

—

IohGPIO

IohGPIO-HD_DSE_0

I/O current source capability measured when

pad Voh = (VDD − 0.8 V)

3.5

—

IolGPIO

IolGPIO-HD_DSE_0

I/O current sink capability measured when

pad Vol = 0.8 V

—

IohGPIO-HD_DSE_1

I/O current source capability measured when

pad Voh = (VDD − 0.8 V)

—

IolGPIO-HD_DSE_1

I/O current sink capability measured when

pad Vol = 0.8 V

—

IohGPIO-FAST_DSE_0 I/O current sink capability measured when

pad Voh=VDD-0.8 V

9.5

—

IolGPIO-FAST_DSE_0 I/O current sink capability measured when

pad Vol = 0.8 V

—

IohGPIO-FAST_DSE_1 I/O current sink capability measured when

pad Voh=VDD-0.8 V

—

IolGPIO-FAST_DSE_1 I/O current sink capability measured when

pad Vol = 0.8 V

15.5

—

IOHT

Output high current total for all ports

—

100

IIN

Input leakage current (per pin) for full temperature range at VDD = 3.3 V

All pins other than high drive port pins

0.005

0.5

μA

High drive port pins 7

0.010

0.5

μA

RPU

Internal pullup resistors

kΩ

RPD

Internal pulldown resistors

kΩ

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to

operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.

2. For reset pads, same Vih levels are applicable

3. For reset pads, same Vil levels are applicable

I/O parameters

S32K1xx Data Sheet, Rev. 12, 02/2020

NXP Semiconductors

FS32K112BHTXMLFTR bảng dữ liệu(PDF) 29 Page - NXP Semiconductors

FS32K112BHTXMLFTR bảng dữ liệu(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

bảng dữ liệu tải về

Link URL