| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PFS154 bảng dữ liệu(PDF) 31 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PFS154 bảng dữ liệu(HTML) 31 Page - PADAUK Technology. |
|
31 / 91 page ![]() PFS154 8bit MTP Type IO Controller ©Copyright 2020, PADAUK Technology Co. Ltd Page 31 of 91 PDK-DS-PFS154_CN_V105 –Jun. 9, 2020 5.4.5 System Clock and LVR levels The clock source of system clock comes from IHRC, ILRC or EOSC, the hardware diagram of system clock in the PFS154 is shown as Fig. 3. Fig. 3: Options of System Clock User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be checked during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1. 5.4.6 System Clock Switching After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PFC154 can be switched among IHRC, ILRC and EOSC by setting the clkmd register at any time; system clock will be the new one after writing to clkmd register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to clkmd register. The examples are shown as below and more information about clock switching, please refer to the “Help” -> “Application Note” -> “IC Introduction” -> “Register Introduction” -> CLKMD”. Case 1: Switching system clock from ILRC to IHRC/2 … // system clock is ILRC CLKMD.4 = 1; // turn on IHRC first to improve anti-interference ability CLKMD = 0x34 ; // switch to IHRC/2 ,ILRC CAN NOT be disabled here CLKMD.2 = 0 ; // if need, ILRC CAN be disabled at this time … Case 2: Switching system clock from ILRC to EOSC … // system clock is ILRC CLKMD = 0xA6 ; // switch to IHRC ,ILRC CAN NOT be disabled here CLKMD.2 = 0 ; // ILRC CAN be disabled at this time … M U X clkmd System clock CLK ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 ÷1, ÷4, ÷16 IHRC ILRC ÷1, ÷2, ÷4, ÷8 EOSC |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |