HD64F2145 datasheet(343/829 Pages) RENESAS

343 / 829 page

Rev. 2.0, 08/02, page 303 of 788

13.3.2

Timer Connection Register O (TCONRO)

TCONRO controls output signal output, phase inversion, etc.

Bit

Bit Name

Initial Value

R/W

Description

HOE

VOE

CLOE

CBOE

R/W

Output Enable

These bits control enabling/disabling of output of

horizontal synchronization signal (HSYNCO), vertical

synchronization signal (VSYNCO), clamp waveform

(CLAMPO), and blanking waveform (CBLANK). When

output is disabled, the state of the relevant pin is

determined by port DR and DDR, FRT, TMR, and

PWM settings.

Output enabling/disabling control does not affect the

port, FRT, or TMR input functions, but some FRT and

TMR input signal sources are determined by the

SCONE bit in TCONRI.

HOE:

0: The P44/TMO1/HIRQ1/HSYNCO pin functions as

the P44/TMO1/HIRQ1 pin

1: The P44/TMO1/HIRQ1/HSYNCO pin functions as

the HSYNCO pin

VOE:

0: The P61/FTOA/CIN1/

.,14/VSYNCO pin functions

as the P61/FTOA/CIN1/

.,14 pin

1: The P61/FTOA/CIN1/

.,14/VSYNCO pin functions

as the VSYNCO pin

CLOE:

0: The P64/FTIC/CIN4/

.,17/CLAMPO pin functions as

the P64/FTIC/CIN4/

.,17 pin

1: The P64/FTIC/CIN4/

.,17/CLAMPO pin functions as

the CLAMPO pin

CBOE:

0: The P27/A15/PW15/CBLANK pin functions as the

P27/A15/PW15 pin

In mode 1:

1: The P27/A15/PW15/CBLANK pin functions as the

A15 pin

In modes 2 and 3:

1: The P27/A15/PW15/CBLANK pin functions as the

CBLANK pin

HD64F2145 bảng dữ liệu(PDF) 343 Page - Renesas Technology Corp

HD64F2145 bảng dữ liệu(HTML) 343 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL