công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Z86C34 bảng dữ liệu(PDF) 24 Page - Zilog, Inc.

tên linh kiện Z86C34
Giải thích chi tiết về linh kiện  CMOS Z8 MCUs WITH ASCI UART OFFER EFFICIENT, COST-EFFECTIVE DESIGN FLEXIBILITY
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ZILOG [Zilog, Inc.]
Trang chủ  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z86C34 bảng dữ liệu(HTML) 24 Page - Zilog, Inc.

Back Button Z86C34 Datasheet HTML 20Page - Zilog, Inc. Z86C34 Datasheet HTML 21Page - Zilog, Inc. Z86C34 Datasheet HTML 22Page - Zilog, Inc. Z86C34 Datasheet HTML 23Page - Zilog, Inc. Z86C34 Datasheet HTML 24Page - Zilog, Inc. Z86C34 Datasheet HTML 25Page - Zilog, Inc. Z86C34 Datasheet HTML 26Page - Zilog, Inc. Z86C34 Datasheet HTML 27Page - Zilog, Inc. Z86C34 Datasheet HTML 28Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 70 page
background image
Z86C34/C35/C36/C44/C45/C46
CMOS Z8® MCUs with ASCI UART
ZiLOG
24
P R E L I M I N A R Y
DS007601-Z8X0499
PIN FUNCTIONS (Continued)
Port 1 (P17–P10).
Port 1 is an 8-bit, bidirectional, CMOS-
compatible port (Figure 13), with multiplexed Address
(A7–A0) and Data (D7–D0) ports. For the ROM device,
these eight I/O lines are programmed as inputs or outputs,
or can be configured under software control as an Ad-
dress/Data port for interfacing external memory. The input
buffers are Schmitt-triggered and byte-programmed as out-
puts and can be globally programmed as either push-pull
or open-drain. Low-EMI output buffers can be globally pro-
grammed by the software.
Note: Port 1 is not available on the devices in the 28-pin pack-
age, and P01M Register must set Bit D4,D3 as 00. Low-
EMI mode is not supported on the emulator for Port1.
PCON
register D4 must be 1.
Port 1 may be placed under handshake control. In this con-
figuration, Port 3, lines P33 and P34 are used as the hand-
shake controls RDY1 and DAV1 (Ready and Data Avail-
able). Memory locations greater than the internal ROM
address are referenced through Port 1, except for Z86C46.
To interface external memory, Port 1 must be programmed
for the multiplexed Address/Data mode. If more than 256
external locations are required, Port 0 outputs the additional
lines.
Port 1 can be placed in the high-impedance state along with
Port 0, AS, DS, and R/W, allowing the Z8 to share common
resources in multiprocessor and DMA applications.
Figure 13. Port 1 Configuration
Open Drain
OE
Out
In
1.5
2.3 Hysteresis @ VCC = 5.0V
PAD
Auto Latch
(mask option)
R
≈ 500 KΩ
Port 1
(I/O or AD7–AD0)
Handshake Controls
DAV1 and RDY1
(P33 and P34)
Z8
8
Pull-Up
Transistor Enable
(Mask Option)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com