56F8014 datasheet(16/124 Pages) FREESCALE

16 / 124 page

56F8014 Technical Data, Rev. 3

Freescale Semiconductor

Preliminary

Table 2-3 56F8014 Signal and Package Information for the 32-Pin LQFP

Signal

Name

LQFP

Pin No.

Type

State During

Reset

Signal Description

VDD_IO

Supply

I/O Power — This pin supplies 3.3V power to the chip I/O interface.

VSS_IO

Supply

VSS — These pins provide ground for chip logic and I/O drivers.

VSS_IO

VDDA

Supply

ADC Power — This pin supplies 3.3V power to the ADC modules. It

must be connected to a clean analog power supply.

VSSA

Supply

ADC Analog Ground — This pin supplies an analog ground to the

ADC modules.

VCAP

Supply

VCAP — Connect this pin to a 4.4µF or greater bypass capacitor in

order to bypass the core voltage regulator, required for proper chip

operation. See Section 10.2.1.

GPIOB6

(RXD)

(SDA1)

(CLKIN)

Input/

Output

Input

Input/

Output

Input

Input, pulled

high

internally

Port B GPIO — This GPIO pin can be individually programmed as

an input or output pin.

Receive Data — SCI receive data input.

Serial Data — This pin serves as the I2C serial data line.

Clock Input — This pin serves as an optional external clock input.

After reset, the default state is GPIOB6. The peripheral functionality

is controlled via the SIM (See Section 6.3.8) and the CLKMODE bit

of the OCCS Oscillator Control Register.

1. This signal is also brought out on the GPIOB1 pin.

Return to Table 2-2

56F8014 bảng dữ liệu(PDF) 16 Page - Freescale Semiconductor, Inc

56F8014 bảng dữ liệu(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL