56F8014 datasheet(29/124 Pages) FREESCALE

29 / 124 page

Program Map

56F8014 Technical Data, Rev. 3

Freescale Semiconductor

Preliminary

4.3 Program Map

The Program Memory map is shown in Table 4-3.

Timer

0-2

P:$4C

Timer Channel 2

Timer

0-2

P:$4E

Timer Channel 3

ADC

0-2

P:$50

ADCA Conversion Complete

ADC

0-2

P:$52

ADCB Conversion Complete

ADC

0-2

P:$54

ADC Zero Crossing or Limit Error

PWM

0-2

P:$56

Reload PWM

PWM

0-2

P:$58

PWM Fault

SWILP

-1

P:$5A

SW Interrupt Low Priority

1. Two words are allocated for each entry in the vector table. This does not allow the full address range to be referenced

from the vector table, providing only 19 bits of address.

2. If the VBA is set to $0000, the first two locations of the vector table will overlay the chip reset addresses.

Table 4-3 Program Memory Map1

1. All addresses are 16-bit Word addresses.

Begin/End Address

Memory Allocation

P: $FF FFFF

P: $00 8800

RESERVED

P: $00 87FF

P: $00 8000

On-Chip RAM2

4KB

2. This RAM is shared with Data space starting at address X: $00 0000;

see Figure 4-1.

P: $00 7FFF

P: $00 2000

RESERVED

P: $00 1FFF

P: $00 0000

Internal Program Flash

16KB

Cop Reset Address = $00 0002

Boot Location = $00 0000

Table 4-2 Interrupt Vector Table Contents1 (Continued)

Peripheral

Vector

Number

Priority

Level

Vector Base

Address +

Interrupt Function

56F8014 bảng dữ liệu(PDF) 29 Page - Freescale Semiconductor, Inc

56F8014 bảng dữ liệu(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL