AMD8513 datasheet(19/88 Pages) INFINEON

19 / 88 page

Data Sheet

Rev. 1.21, 2005-12-05

ADM8513

Data Sheet

USB Commands

The returned total number of registers depends on the length field.

5.1.2

Set Register (Vendor Specific) Burst Write

Ex. Write 44 to RegIndex = 05H, the transfer will be

If wLength > 1, more than 1 register is accessed (burst write) and mask is not supported => DataStage for 8-byte

OUT transfer appears

Ex. Burst write 20 registers from RegIndex = 07H and data from 01D to 20D

•

Setup Stage

•

Data Stage

Table 16

Data Stage

Offset0(1B)

Offset1(1B)

Offset2(1B)

{RegIndex}

{RegIndex+1)

{RegIndex+2)

Table 17

Setup Stage

bmReq

bReq

wValue(2B) wIndexLow(1B) wIndexHigh(1B) wLength L(1B) wLength H(1B)

RegIndex[7:0]

Length Low

Length High

Table 18

Data Stage

Offset0(1B)

Offset1(1B)

Offset2(1B)

Offset3(1B)

{RegIndex}

{RegIndex+1}

{RegIndex+2}

{RegIndex+3}

Table 19

Setup Stage

bmReq

bReq

wValue

L(1B)

wValue

H(1B)

wIndexLow

(1B)

wIndexHigh

(1B)

wLength

L(1B)

wLength

H(1B)

Table 20

Setup Stage

bmReq

bReq

wValue(2B) wIndexLow(1B) wIndexHigh(1B) wLength L(1B) wLength H(1B)

0000

Table 21

1st OUT Transfer

Offset0(1B)

Offset1(1B) Offset2(1B) Offset3(1B) Offset4(1B) Offset5(1B) Offset6(1B) Offset7(1B)

Table 22

2nd OUT Transfer

Offset0(1B)

Offset1(1B) Offset2(1B) Offset3(1B) Offset4(1B) Offset5(1B) Offset6(1B) Offset7(1B)

AMD8513 bảng dữ liệu(PDF) 19 Page - Infineon Technologies AG

AMD8513 bảng dữ liệu(HTML) 19 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL