OX16CF950 datasheet(14/60 Pages) ETC

14 / 60 page

Page 14

OXCF950 DATA SHEET V1.1

OXFORD SEMICONDUCTOR LTD.

Interrupt Status and Control register ‘ISR’ (Offset 0x0C)

This register controls the assertion of interrupts from the User I/O pins (MIO[1:0]) as well as returning the internal status of the

interrupt sources.

Read/Write

Bits

Description

EEPROM

PCMCIA

Reset

7:5

Reserved

000

UART Interrupt status

This bit reflects the state of the internal UART interrupt

MIO[1] interrupt mask

When set to ‘1’ allows pin MIO[1] to assert an interrupt on the devices

IREQ# pin. The state of the MIO[1] signal that causes an interrupt is

dependent upon the polarity set by the register fields MIC[3:2].

R/W

MIO[0] interrupt mask

When set to ‘1’ allows pin MIO[0] to assert an interrupt on the devices

IREQ# pin. The state of the MIO[0] signal that causes an interrupt is

dependent upon the polarity set by the register fields MIC[1:0].

R/W

MIO1 Internal state

This bit reflects the state of the internal MIO[1]. The internal MIO[1] signal

reflects the non-inverted or inverted state of MIO[1] pin

MIO0 Internal state

This bit reflects the state of the internal MIO[0]. The internal MIO[0] signal

reflects the non-inverted or inverted state of MIO[0] pin

Table 10: Interrupt Status Register

Soft UART/Local Bus reset register ‘SRT’ (Offset 0x0D)

This register controls the soft reset passed to the UART and local bus reset. These reset lines are in addition to the soft reset

that may be produced by the host (bit[7] of the COR register in attribute memory space). Note that the local bus reset is used in

Local Bus mode only and not in Normal mode. Note these bits are not self-clearing.

Read/Write

Bits

Description

EEPROM

PCMCIA

Reset

7:2

Reserved

000000

Active high soft reset for UART

R/W

Active high soft reset for Local Bus

R/W

Table 11: Soft UART / Local Bus Reset (LB reset used in Local Bus Mode only)

5.4

CF / PCMCIA Interrupt

5.4.1

Interrupt Generation

PCMCIA/CF cards support pulse or level type interrupt signals to request interrupt service from the host system. The CIS of the

card specifies whether pulse, level or both types of interrupt can be generated. Once the host has read the CIS it is able to set

the LevlReq field in the Configuration Options Register (COR) to tell the card which type of interrupts should be generated.

The OXCF950 is capable of generating either type of interrupt. However, to reduce power consumption, the default CIS states

that only level type interrupts can be generated. A custom CIS can be constructed that specifies the card has the ability to

generate pulse type interrupts, if this is required, by using an external EEPROM.

The OXCF950 uses a programmable clock divider circuit to generate pulse type interrupts signals. The pulse that is generated is

one clock cycle (after division) in length. The divider circuit can be programmed by setting the contents of the Interrupt Pulse

OX16CF950 bảng dữ liệu(PDF) 14 Page - List of Unclassifed Manufacturers

OX16CF950 bảng dữ liệu(HTML) 14 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL