OX16CF950 datasheet(13/60 Pages) ETC

13 / 60 page

Page 13

OXCF950 DATA SHEET V1.1

OXFORD SEMICONDUCTOR LTD.

Multi-Purpose I/O Configurationregister ‘MIC’ (Offset 0x09)

This register configures the operation for the multi-purpose I/O pins ‘MIO[1:0]’ as follows

Read/Write

Bits

Description

EEPROM

PCMCIA

Reset

7:4

Reserved

0000

3:2

MIO1 Configuration register

00 -> MIO1 is a non-inverting input pin

01 -> MIO1 is an inverting input pin

10 -> MIO1 is an output pin driving ‘0’

11 -> MIO1 is an output pin driving ‘1’

R/W

1:0

MIO0 Configuration register

00 -> MIO0 is a non-inverting input pin

01 -> MIO0 is an inverting input pin

10 -> MIO0 is an output pin driving ‘0’

11 -> MIO0 is an output pin driving ‘1’

R/W

Table 7: Multi Purpose I/O Configuration Register

UART Divider/Interrupt Pulse Width Divider register ‘DIV’ (Offset 0x0A)

This register defines the divide values (2^N division) for the clocks to the UART and Interrupt pulse generator signal. This allows

the device to be set up in its lowest power mode possible, and is fully programmable by the host or the EEPROM. The default

value for the UART clock divider provides a clock to the UART of x1. The default value for the Interrupt pulse divider provides a

clock to the interrupt processor of /32. See Section 5.4.1 Note that the UART clock rate should not be changed without then

resetting the UART(see SRT register).

Read/Write

Bits

Description

EEPROM

PCMCIA

Reset

7:6

Reserved

5:3

Uart clock divide value.

The division ratio is 2^N, giving 1, 2, 4, 8, 16, 32, 64, 128

R/W

000

2:0

Interrupt Pulse divide value:

This field should be set under the following clock freq. conditions

000 -> when clock frequency is less than 2MHz

001 -> when clock frequency is between 2 and 4MHz

010 -> when clock frequency is between 4 and 8MHz

011 -> when clock frequency is between 8 and 16MHz

100 -> when clock frequency is between 16 and 32MHz

101 -> when clock frequency is between 32 and 64MHz

110 -> RESERVED

111 -> RESERVED

R/W

101

Table 8: UART Divider/ Interrupt Pulse Width Divider

Mode Status register ‘MSR’ (Offset 0x0B)

This read only register return the state of the MODE pin (i.e. whether in Normal or Local Bus modes).

Read/Write

Bits

Description

EEPROM

PCMCIA

Reset

7:1

Reserved

0000000

Mode

O = Normal, 1 = Local Bus

Table 9: Mode Status Register

OX16CF950 bảng dữ liệu(PDF) 13 Page - List of Unclassifed Manufacturers

OX16CF950 bảng dữ liệu(HTML) 13 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL