ST7DALIF2 datasheet(86/171 Pages) STMICROELECTRONICS

86 / 171 page

Lite timer 2 (LT2)

ST7DALIF2

86/171

15.4

Low power modes

15.5

Interrupts

Note:

The TBxF and ICF interrupt events are connected to separate interrupt vectors (see

Interrupts chapter).

They generate an interrupt if the enable bit is set in the LTCSR1 or LTCSR2 register and the

interrupt mask in the CC register is reset (RIM instruction).

15.6

15.6.1

Lite timer control/status register 2 (LTCSR2)

Read / Write

Reset Value: 0000 0000 (00h)

Bits 7:2 = Reserved, must be kept cleared.

Bit 1 = TB2IE Timebase 2 Interrupt enable.

This bit is set and cleared by software.

0: Timebase (TB2) interrupt disabled

1: Timebase (TB2) interrupt enabled

Table 40.

Effect of low power modes on Lite timer

Mode

Description

Slow

No effect on Lite timer

(this peripheral is driven directly by fOSC2/32)

Wait

No effect on Lite timer

Active-halt

No effect on Lite timer

Halt

Lite timer stops counting

Table 41.

Interrupt control bits

Interrupt event

Event

flag

Enable

control

bit

Exit

from

Wait

Exit

from

Active-

halt

Exit

from

Halt

Timebase 1 Event

TB1F

TB1IE

Yes

Timebase 2 Event

TB2F

TB2IE

Yes

IC Event

ICF

ICIE

Yes

0000

TB2IE

TB2F

ST7DALIF2 bảng dữ liệu(PDF) 86 Page - STMicroelectronics

ST7DALIF2 bảng dữ liệu(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL