công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LPC47M172 bảng dữ liệu(PDF) 45 Page - SMSC Corporation

tên linh kiện LPC47M172
Giải thích chi tiết về linh kiện  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M172 bảng dữ liệu(HTML) 45 Page - SMSC Corporation

Back Button LPC47M172 Datasheet HTML 41Page - SMSC Corporation LPC47M172 Datasheet HTML 42Page - SMSC Corporation LPC47M172 Datasheet HTML 43Page - SMSC Corporation LPC47M172 Datasheet HTML 44Page - SMSC Corporation LPC47M172 Datasheet HTML 45Page - SMSC Corporation LPC47M172 Datasheet HTML 46Page - SMSC Corporation LPC47M172 Datasheet HTML 47Page - SMSC Corporation LPC47M172 Datasheet HTML 48Page - SMSC Corporation LPC47M172 Datasheet HTML 49Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 227 page
background image
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
SMSC/Non-SMSC Register Sets (Rev. 02-27-04)
Page 45
SMSC LPC47M172
DATASHEET
Table 6.7 - Precompensation Delays
PRECOMP
432
PRECOMPENSATION
DELAY (NSEC)
<2Mbps
2Mbps
111
001
010
011
100
101
110
000
0.00
41.67
83.34
125.00
166.67
208.33
250.00
Default
0
20.8
41.7
62.5
83.3
104.2
125
Default
Default: See Table 6.10
BIT 5 UNDEFINED
Should be written as a logic “0”.
BIT 6 LOW POWER
A logic “1” written to this bit will put the floppy controller into manual low power mode. The floppy
controller clock and data separator circuits will be turned off. The controller will come out of manual low
power mode after a software reset or access to the Data Register or Main Status Register.
BIT 7 SOFTWARE RESET
This active high bit has the same function as the DOR RESET (DOR bit 2) except that this bit is self
clearing.
Separator circuits will be turned off. The controller will come out of manual low power.
Note:
The DSR is Shadowed in the Floppy Data Rate Select Shadow Register, located at the offset 0x19 in the
Power Control/Runtime Register block.
Table 6.8 - Data Rates
DRIVE RATE
DATA RATE
DATA RATE
DRATE(1)
DRT1
DRT0
SEL1
SEL0
MFM
FM
DENSEL
1
0
0
0
1
1
1Meg
---
1
1
1
0
0
0
0
500
250
1
0
0
0
0
0
1
300
150
0
0
1
0
0
1
0
250
125
0
1
0
0
1
1
1
1Meg
---
1
1
1
0
1
0
0
500
250
1
0
0
0
1
0
1
500
250
0
0
1
0
1
1
0
250
125
0
1
0
1
0
1
1
1Meg
---
1
1
1
1
0
0
0
500
250
1
0
0
1
0
0
1
2Meg
---
0
0
1
1
0
1
0
250
125
0
1
0
Drive Rate Table (Recommended)
00 = 360K, 1.2M, 720K, 1.44M and 2.88M Vertical Format
01 = 3-Mode Drive
10 = 2 Meg Tape
Note 1:
The DRATE and DENSEL values are mapped onto the DRVDEN pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com