công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LAN9115 bảng dữ liệu(PDF) 98 Page - Microchip Technology

tên linh kiện LAN9115
Giải thích chi tiết về linh kiện  Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9115 bảng dữ liệu(HTML) 98 Page - Microchip Technology

Back Button LAN9115 Datasheet HTML 94Page - Microchip Technology LAN9115 Datasheet HTML 95Page - Microchip Technology LAN9115 Datasheet HTML 96Page - Microchip Technology LAN9115 Datasheet HTML 97Page - Microchip Technology LAN9115 Datasheet HTML 98Page - Microchip Technology LAN9115 Datasheet HTML 99Page - Microchip Technology LAN9115 Datasheet HTML 100Page - Microchip Technology LAN9115 Datasheet HTML 101Page - Microchip Technology LAN9115 Datasheet HTML 102Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 114 page
background image
LAN9115
DS00002269A-page 98
 2005-2016 Microchip Technology Inc.
6.3
PIO Burst Reads
In this mode, performance is improved by allowing up to 16, WORD read cycles back-to-back. PIO Burst Reads can be
performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between
bursts for the period specified.
6.4
RX Data FIFO Direct PIO Reads
In this mode the upper address inputs are not decoded, and any read of the LAN9115 will read the RX Data FIFO. This
mode is enabled when FIFO_SEL is driven high during a read access. This is normally accomplished by connecting the
FIFO_SEL signal to high-order address line. This mode is useful when the host processor must increment its address
when accessing the LAN9115. Timing is identical to a PIO read, and the FIFO_SEL signal has the same timing charac-
teristics as the address lines.
Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.
FIGURE 6-2:
LAN9115 PIO BURST READ CYCLE TIMING
Note:
The “Data Bus” width is 16 bits.
TABLE 6-4:
PIO BURST READ TIMING
Symbol
Description
MIN
TYP
MAX
Units
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tacyc
Address Cycle Time
165
tasu
Address Setup to nCS, nRD valid
0
ns
tadv
Address Stable to Data Valid
40
tah
Address Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
A PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both
nCS and nRD are deasserted. They may be asserted and deasserted in any order.
Data Bus
nCS, nRD
A[7:5]
A[4:1]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com