MT9072AB datasheet(205/275 Pages) ZARLINK

205 / 275 page

MT9072

Data Sheet

205

Zarlink Semiconductor Inc.

Bit

Name

Functional Description

15-9

not used.

8GAIM

(0)

GAIM When unmasked an interrupt is generated when go-ahead pattern (01111111)

was detected by the HDLC receiver.

7EOPDIM

(0)

End of Packet Data Interrupt Mask.When unmasked an interrupt is initiated when an

end of packet (EOP) byte was written into the RX FIFO by the HDLC receiver.

TEOPIM

(0)

Transmit End of Packet Interrupt Mask.When unmasked an interrupt is initiated

when the byte about to be read from the RX FIFO is the last byte of the packet. An

interrupt is also initiated if the Rx FIFO is read and there is no data in it.

5EOPRIM

(0)

End of Packet Received Interrupt Mask.When unmasked an interrupt is initiated

when the byte about to be read from the RX FIFO is the last byte of the packet. An

interrupt is also initiated if the Rx FIFO is read and there is no data in it.

4TXFLIM

(0)

Transmit Fifo Low Interrupt Mask.When unmasked an interrupt is initiated when the

Tx FIFO is emptied below the selected low threshold level.

3FAIM

(0)

Transmit Elastic Buffer full interrupt Mask. When unmasked an interrupt is initiated

whenever the transmit elastic buffer is full.If 1 - masked, 0 - unmasked.

TXUNDERIM

(0)

Transmit Fifo Underrun Interrupt Mask. interrupt is initiated for TX FIFO underrun

indication.

RXFFIM

(0)

Receive Fifo full Threshold interrupt Mask. When unmasked an interrupt is initiated

whenever the Rx FIFO is filled above the selected full threshold level.

RXOVFLIM

(0)

Receive Fifo Overflow Interrupt Mask. When unmasked an interrupt is initiated

whenever the 16 byte RX FIFO overflowed (i.e. an attempt to write to a 16 byte full RX

FIFO).

Table 181 - HDLC Interrupt Mask Register (Address Y43) (E1)

Bit

Name

Functional Description

not used.

RCRCRM

(0)

Remote CRC-4 and RAI Mask. This is the mask bit for the RCRCRI interrupt status bit in the

Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register (address

Y34). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit

is zero, the corresponding interrupt bit will function normally.

RSLPM

(0)

Receive Slip Mask. This is the mask bit for the RSLPI interrupt status bit in the Sync (Sync,

CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register (address Y34). If this

mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit is zero, the

corresponding interrupt bit will function normally.

(0)

Receive Y-bit Mask. This is the mask bit for the YI interrupt status bit in the Sync (Sync,

CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register (address Y34). If this

mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit is zero, the

corresponding interrupt bit will function normally.

Table 182 - Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Mask Register (Address Y44)

(E1)

MT9072AB bảng dữ liệu(PDF) 205 Page - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 205 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL