 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MT9072AB bảng dữ liệu(PDF) 1 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB bảng dữ liệu(HTML) 1 Page - Zarlink Semiconductor Inc |
|
|
1 / 275 page  1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved. Features • Eight fully independent, T1/E1/J1 framers • 3.3 V supply with 5 V tolerant inputs • Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling • Framing Modes: - T1: D4, ESF, T1DM - E1: Basic Framing, CRC4 multiframing and Signaling Multiframing • Supports Inverse Mux for ATM • Timeslot assignable HDLC • IEEE-1149.1 (JTAG) test port Applications • T1/E1/J1 add/drop multiplexers • V5.1 and V5.2 access network interfaces • CO and PBX equipment interfaces • Primary rate IDSN nodes • Digital Cross-connect Systems (DCS) • Wireless base stations Description The MT9072 is a multi-port T1/E1/J1 framing device that integrates eight fully independent, feature rich framers. The device is software selectable between T1, E1 or J1 modes and meets the latest relevant recommendations and standards from Telcordia, ANSI, ETSI and ITU-T. An extensive suite of features make the MT9072 very flexible and suitable for a wide variety of applications around the globe. October 2004 Ordering Information MT9072AB 208 Pin LQFP MT9072AV 220 Pin LBGA -40 °C to +85°C MT9072 Octal T1/E1/J1 Framer Data Sheet Figure 1 - Block Diagram Microprocessor Interface RW CS DS IRQ D15~D0 A11~A0 IM ST-BUS Interface CAS Buffer ST-BUS Payload National Alarm Detection, 2 Frame Slip Buffer ST-BUS Interface TPOS[0] RPOS[0] CSTi [0] DSTi [0] CSTo[0] DSTo[0] EXCLi[0] RNEG[0] TNEG[0] Bit Buffer CKi[0] RxMF[0] TxCL [0] Transmit Framing, Error and Test Signal Generation Data Link Receive Framing, Performance Monitoring, RxDLC[0] TxDLC[0] RxBF[0] RxDL[0] TxDL[0] FPi[0] ST-BUS Circuit Timing RESET VDD VSS FRAMER 0 FRAMER 1 Common Control and Power TAIS TDI TDO TMS TCK TRST IEEE 1149.1 TAP T1-3 Remote TxMF FRAMER 2 FRAMER 3 FRAMER 4 FRAMER 5 FRAMER 6 FRAMER 7 Loopback Loopback Loopback Digital Loopback |
Số phần tương tự - MT9072AB |
|
Mô tả tương tự - MT9072AB |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
