MT9072AB datasheet(202/275 Pages) ZARLINK

202 / 275 page

MT9072

Data Sheet

202

Zarlink Semiconductor Inc.

BEII

Frame Alignment Signal (FAS) Bit Error Counter Indication Interrupt. This bit is one

when the corresponding latched status bit (BEIL, register address Y25) is set, and the

corresponding mask bit is unmasked (BEIM, register address Y45). This bit is cleared when

either this register, or the latched status register is read.

9CEOI

CRC-4 Error Counter Overflow Interrupt. This bit is one when the corresponding latched

status bit (CEOL, register address Y25) is set, and the corresponding mask bit is unmasked

(CEOM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

8CEII

CRC-4 Error Counter Indication Interrupt. This bit is one when the corresponding latched

status bit (CEIL, register address Y25) is set, and the corresponding mask bit is unmasked

(CEIM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

7VEOI

Bipolar Violation (BPV) Error Counter Overflow Interrupt. This bit is one when the

corresponding latched status bit (VEOL, register address Y25) is set, and the corresponding

mask bit is unmasked (VEOM, register address Y45). This bit is cleared when either this

VEII

Bipolar Violation (BPV) Error Counter Indication Interrupt. This bit is one when the

corresponding latched status bit (VEIL, register address Y25) is set, and the corresponding

mask bit is unmasked (VEIM, register address Y45). This bit is cleared when either this

5EEOI

E-Bit Error Counter Overflow Interrupt. This bit is one when the corresponding latched

status bit (EEOL, register address Y25) is set, and the corresponding mask bit is unmasked

(EEOM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

EEII

E-Bit Error Counter Indication Interrupt. This bit is one when the corresponding latched

status bit (EEIL, register address Y25) is set, and the corresponding mask bit is unmasked

(EEIM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

3PCOI

PRBS CRC-4 Counter Overflow Interrupt. This bit is one when the corresponding latched

status bit (PCOL, register address Y25) is set, and the corresponding mask bit is unmasked

(PCOM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

not used.

1PEOI

PRBS Error Counter Overflow Interrupt. This bit is one when the corresponding latched

status bit (PEOL, register address Y25) is set, and the corresponding mask bit is unmasked

(PEOM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

PEII

PRBS Error Counter Indication Interrupt. This bit is one when the corresponding latched

status bit (PEIL, register address Y25) is set, and the corresponding mask bit is unmasked

(PEIM, register address Y45). This bit is cleared when either this register, or the latched

status register is read.

Bit

Name

Functional Description

Table 179 - Counter Indication and Counter Overflow Interrupt Status Register (Address Y35) (E1)

MT9072AB bảng dữ liệu(PDF) 202 Page - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 202 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL