công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MT9072AB bảng dữ liệu(PDF) 132 Page - Zarlink Semiconductor Inc

tên linh kiện MT9072AB
Giải thích chi tiết về linh kiện  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ZARLINK [Zarlink Semiconductor Inc]
Trang chủ  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 132 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 128Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 129Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 130Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 131Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 132Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 133Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 134Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 135Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 136Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 275 page
background image
MT9072
Data Sheet
132
Zarlink Semiconductor Inc.
17.1.5
Latched Status Registers (Y20 - Y2F) Bit Functions
Tables 96 and 103 describe the bit functions of each of the Latched Status Registers in the MT9072 for T1. Each
register is repeated for each of the 8 framers. Framer 0 is addressed with Y=0, Framer 1 with Y=1, Framer 2 with
Y=2 ... and Framer 7 with Y=7 (where Y represents the 4 most significant address bits (MSB) A11,A10 A9 A8). All
latched status registers will be reset in the inactive state upon reset.
Bit
Name
Functional Description
15-0
RCRC15-0 Received CRC. This register contains the CRC received from the transmitter. These bits
are as the transmitter sent them, the LSB of the FCS sequence is MSB in this register. This
register is updated at the end of each received packet and therefore should be read when
end of packet is detected.
Table 93 - HDLC Receive CRC(Y1E) (T1)
Bit
Name
Functional Description
7-0
RXFIFO7-0 Receive FIFO.This is the received data byte read from the RX FIFO. The status bits of
this byte can be read from the status register. The FIFO status is not changed
immediately when a write or read occurs. It is updated after the data has settled and the
transfer to the last available position has finished.
Note that if the HDLC receiver is connected to an receive T1 channel, the bit that arrived
first is stored in the least significant bit of the receive FIFO.
Table 94 - Receive FIFO(Y1F) (T1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com