MT9072AB datasheet(133/275 Pages) ZARLINK

133 / 275 page

MT9072

Data Sheet

133

Zarlink Semiconductor Inc.

Bit

Name

Functional Description

15-9

not used.

8GAL

Go Ahead received Latch. Indicates a go-ahead pattern (01111111) was detected by the

HDLC receiver. This bit is cleared after a read of Y23 or Y33.

7EOPDL

End of Packet Data Latch. This bit is set when an end of packet (EOP) byte was written

into the RX FIFO by the HDLC receiver. This can be in the form of a flag, an abort

sequence or as an invalid packet. This bit is cleared after a read of Y23 or Y33.

TEOPL

Transmit End of Packet Latch. This bit is set when the transmitter has finished sending

the closing flag of a packet or after a packet has been aborted. This bit is cleared after a

read of Y23 or Y33.

5EOPRL

End of Packet received latch. This bit is set when the byte about to be read from the RX

FIFO is the last byte of the packet. It is also set if the Rx FIFO is read and there is no data

in it. This bit is cleared after a read of Y23 or Y33.

4TXFLL

Transmit Fifo Low Latch. This bit is set when the Tx FIFO is emptied below the 16 byte

low threshold level. This bit is cleared after a read of Y23 or Y33.

3FAL

Framer Abort Latch. This bit (FA) is set when a frame abort is received during packet

reception. It must be received after a minimum number of bits have been received (26)

otherwise it is ignored.This bit is cleared after a read of Y23 or Y33.

TxunderL

Txunder Latch. This bit is set for a TX FIFO underrun indication. If high it indicates that a

read by the transmitter was attempted on an empty Tx FIFO. This bit is cleared after a read

of Y23 or Y33.

1RxffL

Receive Fifo Full Latch. This bit is set when the Rx FIFO is filled above the 16 byte full

threshold level. This bit is reset after a read.This bit is cleared after a read of Y23 or Y33.

0RXOvfl

Receive Overflow Latch. Indicates that the 32 byte RX FIFO overflowed (i.e. an attempt to

write to a 32byte full RX FIFO). The HDLC will always disable the receiver once the receive

overflow has been detected. The receiver will be re-enabled upon detection of the next flag,

but will overflow again unless the RX FIFO is read. This bit is reset after a read.This bit is

cleared after a read of Y23 or Y33.

Table 95 - HDLC Status Latch(Y23) (T1)

MT9072AB bảng dữ liệu(PDF) 133 Page - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 133 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL