TMS320DM355 datasheet(97/163 Pages) TI1

97 / 163 page

TMS320DM355

www.ti.com

SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010

DMA Channels: Can be triggered by: " External events (for example, ASP TX Evt and RX Evt), " Software

writing a '1' to the given bit location, or channel, of the Event Set register, or, " Chaining to other DMAs.

QDMA: The Quick DMA (QDMA) function is contained within the CC. DM355 implements 8 QDMA

channels. Each QDMA channel has a selectable PaRAM entry used to specify the transfer. A QDMA

transfer is submitted immediately upon writing of the "trigger" parameter (as opposed to the occurrence of

an event as with EDMA). The QDMA parameter RAM may be written by any Config bus master through

the Config Bus and by DMAs through the Config Bus bridge.

QDMA Channels: Triggered by a configuration bus write to a designated 'QDMA trigger word'. QDMAs

allow a minimum number of linear writes (optimized for GEM IDMA feature) to be issued to the CC to

force a series of transfers to take place.

3.14.2.1

EDMA Channel Synchronization Events

The EDMA supports up to 64 EDMA channels which service peripheral devices and external memory.

Table 3-29 lists the source of EDMA synchronization events associated with each of the programmable

EDMA channels. For the DM355 device, the association of an event to a channel is fixed; each of the

EDMA channels has one specific event associated with it. These specific events are captured in the

EDMA event registers (ER, ERH) even if the events are disabled by the EDMA event enable registers

(EER, EERH). For more detailed information on the EDMA module and how EDMA events are enabled,

captured, processed, linked, chained, and cleared, etc., see the TMS320DM35x Digital Media

System-on-Chip (DMSoC) Enhanced Direct Memory Access (EDMA) Controller Reference Guide

(literature number SPRUEE4).

Table 3-29. DM355 EDMA Channel Synchronization Events(1) (2)

EDMA

EVENT NAME

EVENT DESCRIPTION

CHANNEL

TIMER3: TINT6

Timer 3 Interrupt (TINT6) Event

TIMER3 TINT7

Timer 3 Interrupt (TINT7) Event

ASP0: XEVT

ASP0 Transmit Event

ASP0: REVT

ASP0 Receive Event

VPSS: EVT1

VPSS Event 1

VPSS: EVT2

VPSS Event 2

VPSS: EVT3

VPSS Event 3

VPSS: EVT4

VPSS Event 4

ASP1: XEVT or TIMER2:

ASP1 Transmit Event or Timer 2 interrupt (TINT4) Event

TINT4

ASP1: REVT or TIMER2:

ASP1 Receive Event or Timer 2 interrupt (TINT5) Event

TINT5

SPI2: SPI2XEVT

SPI2 Transmit Event

SPI2: SPI2REVT

SPI2 Receive Event

Reserved

SPI1: SPI1XEVT

SPI1 Transmit Event

SPI1: SPI1REVT

SPI1 Receive Event

SPI0: SPI0XEVT

SP0I Transmit Event

SPI0: SPI0REVT

SPI0 Receive Event

UART0: URXEVT0

UART 0 Receive Event

(1)

In addition to the events shown in this table, each of the 64 channels can also be synchronized with the transfer completion or

intermediate transfer completion events. For more detailed information on EDMA event-transfer chaining, see the TMS320DM35x Digital

Media System-on-Chip (DMSoC) Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRUEE4).

(2)

The total number of EDMA events in DM355 exceeds 64, which is the maximum value of the EDMA module. Therefore, several events

are multiplexed and you must use the register EDMA_EVTMUX in the System Control Module to select the event source for multiplexed

events. Refer to TMS320DM35x Digital Media System-on-Chip (DMSoC) ARM Subsystem Reference Guide (literature number

SPRUFB3) for more information on the System Control Module register EDMA_EVTMUX.

Detailed Device Description

Submit Documentation Feedback

Product Folder Link(s): TMS320DM355

TMS320DM355 bảng dữ liệu(PDF) 97 Page - Texas Instruments

TMS320DM355 bảng dữ liệu(HTML) 97 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL