MEC1322 datasheet(71/456 Pages) MICROCHIP

71 / 456 page

 2014 - 2015 Microchip Technology Inc.

DS00001719D-page 71

MEC1322

3.9.18

POWER RESET CONTROL (PWR_RST_CTRL) REGISTER

3 ADC Reset Enable

0: block will not be reset on sleep.

1: block will be reset on sleep.

R/W

VCC1_R

ESET

2:0 RESERVED

RES

Note:

If a block is configured such that it is to be reset when it goes to sleep, then registers within the block may

not be writable when the block is asleep.

Offset

48h

Bits

Description

Type

Default

Reset

Event

31:1 RESERVED

RES

0 iRESET_OUT

The iRESET_OUT bit is used by firmware to control the internal

nSIO_RESET signal function and the external nRESET_OUT pin.

The external pin nRESET_OUT is always driven by nSIO_RESET.

Firmware can program the state of iRESET_OUT except when the

VCC PWRGD bit is not asserted (‘0’), in which case iRESET_OUT is

‘don’t care’ and nSIO_RESET is asserted (‘0’) (TABLE 3-11:).

The internal nSIO_RESET signal is asserted when iRESET_OUT is

asserted even if the nRESET_OUT pin is configured as an alternate

function.

The iRESET_OUT bit must be cleared to take the Host out of reset.

R/W

VCC1_R

ESET

TABLE 3-11:

iRESET_OUT BIT BEHAVIOR

VCC PWRGD

iRESET_OUT

nSIO_RESET &

nRESET_OUT

Description

0 (ASSERTED)

The iRESET_OUT bit does not affect the state of

nSIO_RESET when VCC PWRGD is not asserted.

0 (ASSERTED)

The iRESET_OUT bit can only be written by firmware

when VCC PWRGD is asserted.

01 (NOT

ASSERTED)

Offset

44h

Bits

Description

Type

Default

Reset

Event

MEC1322 bảng dữ liệu(PDF) 71 Page - Microchip Technology

MEC1322 bảng dữ liệu(HTML) 71 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL