MEC1322 datasheet(226/456 Pages) MICROCHIP

226 / 456 page

MEC1322

DS00001719D-page 226

 2014 - 2015 Microchip Technology Inc.

17.9.4

TIMER INT ENABLE REGISTER

17.9.5

TIMER CONTROL REGISTER

Offset

0Ch

Bits

Description

Type

Default

Reset

Event

31:0 Reserved

0 EVENT_INTERRUPT_ENABLE

This is the interrupt enable for the status EVENT_INTERRUPT bit in

the Timer Status Register

R/W

Tim-

er_Reset

Offset

10h

Bits

Description

Type

Default

Reset

Event

31:16 PRE_SCALE

This is used to divide down the system clock through clock enables

to lower the power consumption of the block and allow slow timers.

Updating this value during operation may result in erroneous clock

enable pulses until the clock divider restarts.

The number of clocks per clock enable pulse is (Value + 1); a setting

of 0 runs at the full clock speed, while a setting of 1 runs at half

speed.

R/W

Tim-

er_Reset

15:8 Reserved

7HALT

This is a halt bit. This will halt the timer as long as it is active. Once

the halt is inactive, the timer will start from where it left off.

1=Timer is halted. It stops counting. The clock divider will also be

reset.

0=Timer runs normally

R/W

Tim-

er_Reset

6RELOAD

This bit reloads the counter without interrupting it operation. This will

not function if the timer has already completed (when the START bit

in this register is ‘0’). This is used to periodically prevent the timer

from firing when an event occurs. Usage while the timer is off may

result in erroneous behavior.

R/W

Tim-

er_Reset

MEC1322 bảng dữ liệu(PDF) 226 Page - Microchip Technology

MEC1322 bảng dữ liệu(HTML) 226 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL