PM0215 datasheet(11/91 Pages) STMICROELECTRONICS

11 / 91 page

PM0215

The STM32 Cortex-M0 processor

Doc ID 022979 Rev 1

11/91

The STM32 Cortex-M0 processor

2.1

Programmers model

This section describes the Cortex-M0 programmers model. In addition to the individual core

2.1.1

Processor modes

The processor modes are:

The Cortex-M0 does not support multiple privilege levels. It can always use all instructions

and access all resources.

2.1.2

Stacks

The processor uses a full descending stack. This means the stack pointer indicates the last

stacked item on the stack memory. When the processor pushes a new item onto the stack, it

decrements the stack pointer and then writes the item to the new memory location.

The processor implements two stacks, with independent copies of the stack pointer,( see

Stack pointer (SP) register R13 on page 13):

●

the main stack and

●

the process stack,

In Thread mode, the CONTROL register controls whether the processor uses the main

stack or the process stack, see Control register on page 16.

In Handler mode, the processor always uses the main stack.

The options for processor operations are:

Thread mode: Used to execute application software.

The processor enters Thread mode when it comes out of reset.

Handler mode: Used to handle exceptions.

The processor returns to Thread mode when it has finished exception

processing.

Table 2.

Summary of processor mode and stack usage

Processor mode

Used to execute

Stack used

Thread

Applications

Main stack or process stack (1)

See Control register on page 16.

Handler

Exception handlers

Main stack

PM0215 bảng dữ liệu(PDF) 11 Page - STMicroelectronics

PM0215 bảng dữ liệu(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL