PM0215 datasheet(83/91 Pages) STMICROELECTRONICS

83 / 91 page

PM0215

Core peripherals

Doc ID 022979 Rev 1

83/91

4.3.6

System handler priority registers (SHPRx)

The SHPR2-SHPR3 registers set the priority level, 0 to 192, of the exception handlers that

have configurable priority. SHPR2-SHPR3 are word accessible. To access the system

exception priority level using CMSIS, use the following CMSIS functions (where the input

parameter IRQn is the IRQ number):

●

uint32_t NVIC_GetPriority(IRQn_Type IRQn)

●

void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)

Each PRI_n field is 8 bits wide, but the processor implements only bits[7:6] of each field,

and bits[5:0] read as zero and ignore writes.

System handler priority register 2 (SHPR2)

Address offset: 0x1C

Reset value: 0x0000 0000

System handler priority register 3 (SHPR3)

Address: 0xE000 ED20

Reset value: 0x0000 0000

Table 31.

System fault handler priority fields and registers

Handler

Field

SVCall

PRI_11

System handler priority register 2 (SHPR2) on page 83

PendSV

PRI_14

System handler priority register 3 (SHPR3) on page 83

SysTick

PRI_15

PRI_11

Reserved

4321

Reserved

Bits 31:24 PRI_11: Priority of system handler 11, SVCall

Bits 23:0 Reserved, must be kept cleared

PRI_15

PRI_14

4321

Reserved

Bits 31:24 PRI_15: Priority of system handler 15, SysTick exception.

This is Reserved when the SysTick timer is not implemented.

Bits 23:16 PRI_14: Priority of system handler 14, PendSV

Bits 15:0 Reserved, must be kept cleared

PM0215 bảng dữ liệu(PDF) 83 Page - STMicroelectronics

PM0215 bảng dữ liệu(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL